

T-Engine Design Guidelines

Ver. 1.00.01

TEF010-S007-01.00.01/en

June 2009

T-Engine Forum http://www.t-engine.org/

CONTENTS

■ Chapter 1 Overview of T-Engine specifications	
1.1. Significance of the T-Engine project and standardization of hardware specifications	
1.2. T-Engine system structure	14
■ Chapter 2 CPU-board design methods	19
2.1. CPU	19
2.2. Memory (flash, RAM)	
Chapter 3 CPU-board implementation	21
■ Chapter 4 CPU-board interface circuitry design	
4.1. Expansion bus connector design	
4.2. Serial interface	
4.3. PC card interface	
4.4. LCD/Touch panel interface	
4.5. eTRON SIM card interface	
4.6. USB host interface	
4.7. Audio input/output interface	
4.8. Compact Flash card interface (µT-Engine only)	
4.9. MMC/SD card interface (µT-Engine only)	
4.10. Power supply interface	
■ Chapter 5 Power management design for T-Engine hardware	
5.1 Power modes (e.g., power save mode)	40
5.2. Power supply controls (power on/off)	40
5.3. Linkage with an external expansion board	
5.4. Handling power failures	
■ Chapter 6 Actual examples of T-Engine design	
6.1. Example of local-bus-based T-Engine product design	
6.2. Example of PCI-bus-based T-Engine product design	55
6.3. Conclusion	64

Chapter 1 Overview of T-Engine specifications

1.1. Significance of the T-Engine project and standardization of hardware specifications

(1) Objective and positioning of the T-Engine project

The T-Engine project is a project intended to increase the efficiency of development of software for controlling embedded systems, by increasing the ease of distributing and reusing software components such as middleware and device drivers. Centered on the T-Kernel real-time operating system, T-Engine's appeal is in the way it makes it possible to standardize the specifications of device drivers and middleware, to improve the compatibility of software, and to develop high-quality software quickly and at low cost.

Effective means of improving software compatibility and development efficiency include not just standardization of specifications for software such as operating systems but also standardization of hardware specifications and development environments as well. In the precursor to the T-Engine project, the ITRON project, only the specifications of the real-time OS were standardized, with no particular standards established for hardware or development environments. As a result, there were cases in which software could not be ported smoothly even between ITRON devices and in which software components such as middleware and device drivers did not have sufficient ease of distribution or reuse. A major strong point of the T-Engine project is the substantial improvements it has made in this area by standardizing hardware and development environments as well. Specific details of this standardization are covered later.

Since the hardware used in embedded systems varies widely, standardization of the hardware specifications for embedded systems themselves (i.e., for the final products) is not possible. This is why the T-Engine project seeks to improve software development efficiency by standardizing the hardware specifications not of the hardware of final embedded system products but of development evaluation boards used for developing prototypes and for software distribution.

A development evaluation board is a board computer used for proceeding with software development and evaluation until the hardware of the final embedded system product (e.g., in the case of a mobile phone the same hardware that will be used in the final product, in the form of a compact mobile phone) is complete. There are two types of standard specifications available for hardware for this purpose: standard T-Engine board specifications and μ T-Engine board specifications. Each can be used for its own suitable purposes.

Development using a standard T-Engine board or a μ T-Engine board — each of which is a development evaluation board — is conducted in the following steps: first, software is developed to run on the standard T-Engine board or μ T-Engine board, and then it is ported to the final hardware when that hardware is complete. Since these two steps are involved, it might seem that this development process is complex and troublesome. However, use of a standard T-Engine board or a μ T-Engine board has the following benefits.

First of all, use of a standard T-Engine board or a μ T-Engine board makes it possible to proceed with development of software for a final product even before the final hardware is complete. Also, building software to some extent on a standard T-Engine board or a μ T-Engine board makes it possible to develop prototypes of the final products early. Such prototypes can be used for demonstration purposes and for evaluation and feedback,

resulting in product improvements. Since standard T-Engine boards and μ T-Engine boards are commercially available, if they are in stock developers can purchase and use them immediately, making it possible to proceed with software development using a structure close to that of the final product even if details of the hardware specifications for the final product have not yet been decided on or hardware development is delayed. (See Figure 1.1.1)




Figure 1.1.1: Using T-Engine to shorten the development period for an embedded system

Another benefit is the fact that standardization of the hardware specifications of the standard T-Engine and μ T-Engine boards makes it possible to distribute software components such as OSs, middleware, and device drivers that run on such hardware as object code. As explained at the start of this chapter, the chief objective of the T-Engine project is improving the ease of distribution and reuse of software components such as middleware and device drivers. Enabling distribution of OSs and software components as object code in the same way as retail PC software or games is a major benefit toward achieving this goal.

In the past, when a developer wanted to test and evaluate software for embedded systems in an environment similar to that of a product under development, he or she needed to obtain the relevant source program and adjust and port it to make it executable on the hardware under development. However, not only does obtaining the source program in such a case often require payment of high costs, but another problem it involved was the difficulty in use for evaluation purpose due to the requirement of complex steps such as porting and compiling. In the T-Engine project, in addition to standardization of the T-Kernel real-time OS and a device driver API, standardization of the standard T-Engine and μ T-Engine development evaluation boards resolves this problem by making it possible to distribute software components as object code.

On the other hand, the hardware specifications of the final embedded system product (e.g., the hardware specifications of a mobile phone developed using T-Engine) need not adhere to standard T-Engine or μ T-Engine hardware specifications. These can be decided on freely in accordance with individual product plans and required specifications. For example, although the standard T-Engine board has a USB terminal, if USB is not needed for the final product it may be left out. Also, while board sizes and expansion bus connectors are standardized for the

standard T-Engine and μ T-Engine development evaluation boards, final hardware need not be bound by these specifications. Although this point does not directly involve persons developing products using the standard T-Engine and μ T-Engine boards, it is often misunderstood when developing T-Engine-based products, and as such should be noted.

Development evaluation boards used solely in connection with developing software for embedded systems using T-Kernel need not necessarily comply strictly with the standard T-Engine and μ T-Engine board hardware specifications. For this reason, some T-Engine devices for development and evaluation purposes (T-Engine Appliances) have software structures including T-Kernel that comply with T-Engine specifications but hardware specifications that differ from those of standard T-Engine and μ T-Engine.^{*1}

The standard T-Engine and μ T-Engine board specifications can be used as reference specifications for development and evaluation of overall hardware aspects including the physical forms of boards, connector positions, and expansion bus connectors (covered below). The standardization of standard T-Engine and μ T-Engine board size and connector positions is very convenient when, for example, preparing a mockup for demonstration purposes by putting a case on a prototype developed using T-Engine. Also, products such as expansion FPGA boards and universal boards that can be used with multiple standard T-Engine and μ T-Engine devices are available on the market. These have also benefited from standardization of specifications, including those for hardware, making possible such distribution of these optional hardware components.

*1: Examples include the Teacube/VR5701 evaluation kit and Teaboard2/ARM920-MX1. For more information on each of these, see: http://www.t-engine4u.com/

(2) Standard T-Engine and µT-Engine

As noted above, there are two types of specifications for T-Engine development evaluation boards: standard T-Engine and μ T-Engine. Either of these can be chosen for use as appropriate for the size and purpose of the target embedded device.

Standard T-Engine is a standardized specification for development evaluation boards targeting development of devices with relatively high-level user interfaces such as GUIs using LCDs and touch panels. This standard also requires a CPU with a memory management unit (MMU). Use of an MMU promotes modularization of programs and increases the efficiency of software development for large-scale systems. The standard T-Engine hardware specifications reflect the high level of need for an MMU for supporting the running of dynamic applications such as those seen in PDAs.

On the other hand, μ T-Engine is intended for devices with relatively small-scale user interfaces and used to run fixed applications for control purposes. As such, it primarily targets the type of projects that would have used ITRON in the past.

Specifications for board size and connector positions also are standardized for each of these boards. While the standard T-Engine has a CPU board size of 75 mm x 120 mm, μ T-Engine has a CPU board size even more compact at 60 mm x 85 mm. Also, while the standard T-Engine has a PC card slot and USB, μ T-Engine has a Compact Flash (CF) card slot as well as an MMC or SD card slot. Table 1 shows the differences between the specifications of each board.

T-Kernel, the standard real-time OS for T-Engine, runs on both standard T-Engine and μ T-Engine, with no differences in specifications between the two boards. Also, since peripheral I/O differences are absorbed by device drivers, in principle higher layer middleware and applications will run on both standard T-Engine and μ T-Engine. However, standard T-Engine requires an MMU while the CPU on a μ T-Engine board will not necessarily have an MMU. This difference may lead to limitations on use of some middleware such as T-Kernel Standard Extension.

	Standard T-Engine specifications	μT-Engine specifications
CPU	32 bits or more	
MMU	Required	Optional
RAM capacity	appropriate	
Flash memory capacity	appropriate	
Serial I/O	115.2kbps or faster	
Real-time clock	Y	
Audio I/O I/F	Y (IN: 1ch, OUT: 2ch)	Ν
eTRON Card I/F	Y	
LCD I/F	Y	Ν
USB Host I/F		
Expansion board I/F	Y	
Other I/F	PC Card slot (Type II) x 1 USB host x 1	CF card slot (Type II) x 1 MMC card slot x 1
Board size	75 mm x 120 mm	60 mm x 85 mm

Table 1.1.1: Comparison of standard T-Engine with μ T-Engine

(3) Characteristics of T-Engine hardware specifications

Specifications and functions of the standard T-Engine board and the μ T-Engine board that could be considered characteristic are described below. See the relevant specifications documents for each board concerning specific specifications.

• Free implementation of CPUs and peripheral devices

Although a wide range of hardware specifications, including functions of peripheral devices, have been standardized for standard T-Engine and μ T-Engine, the only required standard for the core component — the CPU — is that it be at least a 32-bit CPU. Developers have complete freedom in choosing architecture and other specifications. Actual standard T-Engine and μ T-Engine boards have been developed featuring a wide range of CPUs, centered on SH, MIPS, and ARM CPUs.

Although a wide variation in CPUs can have some drawbacks in regard to standardization, since CPUs for embedded devices face a wide range of requirements such as those concerning chip cost, power consumption, and on-board peripherals in addition to architecture and performance, restricting CPUs would be difficult. Also, since in the future a great number of semiconductor companies is likely to develop a wide range of new CPUs in response to these requirements, it would not be desirable for T-Engine standardization to limit the range of CPUs that could be used.

At the same time, for the most part differences in CPUs can be absorbed in the CPU-dependent portions of compilers and T-Kernel, thus minimizing their effects on middleware and applications. This is why the T-Engine project lets developers freely choose CPUs. This can be said to reflect strongly the specific circumstances of embedded systems and is contrary to practice in the world of PCs and game consoles, in which CPUs and other hardware components are heavily standardized.

In addition, although with regard to peripheral devices functions such as USB, PCM,PC Card and CF interfaces are standardized, aspects of implementation methods such as peripheral-device control chips are not standardized. Since there are also no particular standards specified with regard to the division of roles between hardware and software (device drivers), there is no need to realize all functions using hardware. Device drivers may be used to assist in implementing functions. Still, since development of device drivers is not a simple task, it can be said that unless there are specific plans for development of a device driver it would be less troublesome to use peripheral-device control chips already used commonly in standard T-Engine and μ T-Engine devices, as much as possible. Using peripheral-device control chips already used in T-Engine devices makes it possible to reduce development costs for the entire system by simplifying the device-driver porting process.

• Standardization of board specifications such as physical size, connector positions, and screw positions

As noted above, the T-Engine standard covers not just the functions of peripheral devices for the development evaluation boards but also board specifications such as physical size, connector positions, and screw positions. Although these points are not related to software compatibility, they are very convenient for aspects of development such as designing the exteriors of demonstration models, because they make it easy to share prototype cases and installation hardware.

An optional product on the market that utilizes the benefits of this standardization of specifications such as physical size is the T-Engine Development Bench.^{*2} This product is a set of hardware including, among others, an acrylic stand to which the standard T-Engine board and the μ T-Engine board can be attached, an LCD-board cover, a plastic board that makes it easy to carry the standard T-Engine board around, and special supports. It is very useful for purposes such as protecting boards and improving their portability and appearance. Since this product is not dependent on the model of T-Engine (or type of CPU), it can be used with all T-Engine boards, including

standard T-Engine boards and μ T-Engine boards yet to be developed. This is possible because the board sizes and positions of screw holes and connectors are standardized for standard T-Engine boards and μ T-Engine boards.

*2: Now under development by Personal Media Corp. See: http://www.t-engine4u.com/

• Newly developed expansion bus connector with keying (from Kyocera Elco)

Standard T-Engine and μ T-Engine CPU boards feature standardized T-Engine expansion bus connectors, which can be used to stack expansion boards atop CPU boards. This expansion bus connector has a pitch of 0.5 mm and 140 pins and was developed by Kyocera Elco as a new connector for the T-Engine project. ^{*3}

*3: See: http://www.kyocera-elco.com/prdct/type/board/5603.html This connector is available from Personal Media Corp. See: http://www.t-engine4u.com/products/connectors.html

From the stand point of practical efficiency, the standard T-Engine and µT-Engine hardware specifications do not standardize specifications such as expansion bus connector pin arrangements, protocols, or timing, focus on practical efficiency, . As a result, such specifications vary by CPU. (Arrangements are standardized for only a very small selection of pins such as power and ground pins.)

Although standardization of physical board size also requires specification of physical forms for connectors, using the same connector with separate CPUs having different bus specifications would involve the risk of hardware damage due to possible incorrect insertion of boards. The expansion bus connector developed for T-Engine use solves this problem using different types of notch patterns in the connector housing (referred to as keying). This makes it possible to differentiate logically which individual connectors can and cannot be inserted. For example, the T-Engine/SH7751R CPU board with an SH7751R on board uses an expansion bus connector with the keying 04-01. By selecting the same keying for an expansion board for use with the T-Engine/SH7751R, it is possible to produce expansion boards that cannot be inserted into T-Engine units using CPUs other than the SH7751R.

Under this method, by not using any notches it is possible to create master expansion bus connectors that can be inserted into any connector regardless of its keying. Referred to as "00-00" keying, this connector keying is useful when building expansion boards that can be used with any CPU, such as universal boards and expansion FPGA boards. However, since as noted above such connectors are also subject to incorrect insertion, they should be used with care.

Furthermore, some expansion bus connectors use keying effectively to enable multiple specific combinations. For example, expansion bus connectors using the keying 04-00 and expansion boards using those connectors can be inserted into connectors using the pattern "04-xx" (i.e., 04-01, 04-02, etc.). In fact, a number of standard T-Engine and μ T-Engine boards with PCI-compatible buses have been assigned the keying 04-XX. By setting the keying of an expansion board for connecting to a PCI-compatible bus to 04-00, it is possible to insert the boards to a T-Engine/SH7751R board with the keying 04-01 as well as to a T-Engine/Vr5701 board with the keying 04-04. (Both of these have PCI-compatible buses.)

On the other hand, different keying (01-XX, 02-XX, etc.) is assigned to T-Engine boards with no PCI-compatible buses. For this reason, an expansion boards with the keying 04-00 cannot be inserted into such a board. In this way, incorrect insertion can be prevented based on whether or not a PCI-compatible bus is used. It is also possible to build, for example, expansion boards that can be inserted into a T-Engine/SH7751R board but cannot be inserted incorrectly into a T-Engine/VR5701 board, for example by using the bus-connector keying 04-01 for an expansion board using the T-Engine/SH7751R's local bus.

• Serial connectors and cables

Standard T-Engine and µT-Engine come with RS232C serial port for debug console during development. All models in standard T-Engine and µT-Engine family use 15-pin RMC-EA15MY-OM15-MC1 manufactured by HONDA TSUSHIN KOGYO CO., LTD., LX60-16S manufactured by HIROSE ELECTRIC CO., LTD., or the compatible products for serial port connector.

Serial cables for connecting this connector to the standard DSUB-9 connector used as a serial port on PCs and other devices appear to be provided often with products such as standard T-Engine boards and μ T-Engine boards and the T-Engine Development Kit^{*4} combining this hardware with software such as an OS and a development environment. From the opposite perspective, when developing and providing a standard T-Engine or μ T-Engine board it might be necessary to include this serial cable in addition to an AC adapter.

- *4: Available from Personal Media Corp. See: http://www.t-engine4u.com/
- (4) Functions not included in standard T-Engine hardware specifications

Although T-Engine specifications cover peripheral functions needed by standard T-Engine and μ T-Engine boards, these are only the minimum required functions. There would be no particular problems with adding other functions. In fact, standard T-Engine boards and μ T-Engine boards with the following functions added are available on the market, with these added functions serving as the strong points of the individual products.

• VGA output connector

Makes it possible to connect the device to a PC's LCD monitor or other device to display graphics.

• Additional serial port

Makes it possible to use a second serial port for control by applications or other use, in addition to the serial port for use with a debugging console.

• USB function

Makes it possible to use the USB function feature in addition to the USB-host feature required by standard T-Engine.

• IDE connector

Features a connector that can be connected to an IDE hard drive, making it possible to connect and use a 2.5-inch hard drive.

• LAN connector

In T-Engine, LAN connection is often realized with extension board. However, there are also standard T-Engine boards equipped with LAN connector.

• CAN and other I/Os

Enables I/Os such as CAN interfaces supported by the CPU, for use by device drivers and applications.

• Other

In some cases, minor input/output functions such as DIP switches, LED, and GPIO can be used.

In some cases, the above peripheral functions may be provided via small separate boards known by names such as connector boards and I/O boards.

(5) Specific examples of T-Engine boards, and relations with standard hardware specifications

As a summary of this chapter, Figures 1.1.2 and 1.1.3 show specific arrangements of implementation of CPUs and peripheral-device control chips, connector, etc. on a standard T-Engine board actually available on the market (T-Engine/SH7760). Table 1.1.2 shows the relationship with standard T-Engine hardware specifications. Use these for reference purposes when learning about T-Engine hardware specifications.

Table 1.1.2: Photographs of a T-Engine/SH7760 board (Figures 1.1.2 and 1.1.3) and relations with standard hardware specifications

Legend	Meaning	Specific details in T-Engine/SH7760
Solid	Connector whose position and form are	Serial connector, eTRON SIM card interface
outlines	covered in standard T-Engine hardware	(SIM connector), expansion bus connector, PC
	specifications	Card connector, LCD board interface, USB
		connector, audio connector, power connector
Dotted	Connectors etc. added to this T-Engine	I/O-board interface, 8-bit DIP switch
outlines	individually and not included in standard	
	T-Engine hardware specifications	
Solid	Chips that are functionally required in	SH7760 (CPU), PC Card controller, SDRAM,
underlines	standard T-Engine hardware	flash memory
	specifications but whose position,	
	installation direction, etc. are not	
	specified	
Dotted	Chips implemented for realizing the	H8/3048F-ONE, H8/3048F-ONE write
underlines	functions of a CPU board, but not	connector, PLD
	covered in standard T-Engine hardware	
	specifications	




Figure 1.1.2: Photograph of T-Engine/SH7760 board, and component structure (CPU side)




Figure 3: Photograph of T-Engine/SH7760 board, and component structure (underside)

1.2. T-Engine system structure

1.2.1. T-Engine board structure and optional products

In addition to standard T-Engine and μ T-Engine CPU boards featuring a wide range of CPUs, the T-Engine lineup includes a wealth of expansion boards and optional products. The expansion boards and optional products include some that may be combined with multiple CPU boards, so that even newly developed standard T-Engine and μ T-Engine CPU boards may be able to use existing expansion boards and optional products. Be sure to refer to the range of existing products when developing boards.

(1) CPU board

As of November 2007, the standard T-Engine and μ T-Engine CPU boards shown in Table A1 of Appendix A either had been developed or were under development.

(2) Expansion LAN board

Since a standard T-Engine or µT-Engine CPU board does not have an on-board LAN function, a PC LAN card or an expansion LAN board must be used. Expansion LAN boards are available corresponding to the types of keying used by expansion bus connectors. Specifically, expansion LAN boards are available for use with T-Engine/SH7727 and SH7760 (keying: 01-01), with all T-Engine/ARM models (keying: 03-03), with T-Engine/SH7751R (keying: 04-01), and with T-Engine/VR and TX (keying: 04-04).

In addition, we also have models which have LAN port on connector board attached to CPU board such as T-Engine/PPC-V4FX, and models which come with LAN expansion board such as μ T-Engine/M32104.

(3) LCD board

The standard T-Engine CPU board has an interface for connecting an LCD board. An LCD board with a touch panel can be connected to this interface. The LCD board can be used with all standard T-Engine models. Also, since this LCD board has a button with a "O" on it and one with an "×" on it and a directional button, it can be used for minor HMI building and testing.

In some cases (e.g., T-Engine/SH7727), an LCD board comes with the CPU board, while in other cases it must be purchased separately.

(4) Debugging board

Basically, a debugging board is used when connecting to ICE. However, some models do not require a debugging board when connecting to ICE and some require connection to ICE using a different method, and some CPU boards come together with debugging boards. Be sure to check information on the model you will use.

(5) Expansion FPGA board

Expansion FPGA boards for T-Engine use, featuring field programmable gate arrays (FPGAs) from major manufacturers Altera and Xilinx, have been developed that can be used by connecting them with (most) standard T-Engine and μ T-Engine CPU boards. Using an expansion FPGA board makes it possible to develop the hardware needed by prototypes and final products even more quickly and more efficiently.

(6) Universal expansion board

So that expansion boards can be created by hand for purposes such as development, evaluation, and testing, expansion universal boards are available as options for some standard T-Engine and μ T-Engine models.

Although the specialized T-Engine/ μ T-Engine expansion bus connector described in the next section can be used for building expansion boards for T-Engine use, since this is a 0.5-mm pitch, 140-pin connector wiring it by hand is difficult. In such a case, use of a universal expansion board is recommended.

(7) Specialized T-Engine/µT-Engine expansion bus connector

The expansion bus connector described above, developed as a new connector for the T-Engine project, is available on the market as an option for use with T-Engine. When obtaining one of these, use caution with regard to keying and plug/receptacle differentiation.

(8) T-Engine Development Bench

This product is an optional set of hardware including, among others, an acrylic stand and cover for protecting the standard T-Engine CPU board and LCD board, LCD-board buttons, and supports and screws for keeping the four corners of the boards in place.

Although T-Engine boards can be used in bare state, in consideration of factors such as ease of transporting them for demonstration and testing purposes and ease of handling, it would be desirable for the boards to be protected physically to some degree. The T-Engine Development Bench can be used for this purpose. It can be used in various ways. For example, the plastic cover can be used as a simple portable case and the thick acrylic base can be used as a stand. (See Figure 1.2.1) It can handle additional expansion boards through the addition of supports and using longer screws.





Figure 1.2.1: T-Engine Development Bench

1.2.2. T-Engine software structure

Although this document is intended primarily for hardware developers, the T-Engine software structure is described here to improve understanding of the T-Engine platform.

When starting up a T-Engine system, first of all software known as T-Monitor will start, to boot the real-time OS T-Kernel, device drivers, and other software. Refer to Figure 5 below to help understanding of the following description of the T-Engine software structure.





(1) T-Monitor

T-Monitor runs in standard T-Engine and μ T-Engine Flash ROM, handling tasks such as self-diagnosis and initialization of hardware immediately following powering the system on, booting the OS, and interactive debugging (such as memory reference and break-point configuration) under a non-OS environment. It also handles processing of some interrupts and exceptions while the OS is running. In addition, it has monitoring-service functions that run in a non-OS environment, such as input of characters to and output of characters from the console and disk access, making it usable for minor debugging. The functions of T-Monitor are similar to those of a PC's BIOS.

(2) T-Kernel

As the standard real-time OS for standard T-Engine and μ T-Engine, T-Kernel is a platform for executing a wide range of middleware and applications. In addition to its basic functions as a real-time kernel similar to ITRON (T-Kernel/OS), T-Kernel has the T-Kernel/SM (System Manager) function for increasing ease of middleware distribution and the T-Kernel/DS (Debugger Support) function, which is useful for implementing software task debuggers.

To ensure more complete software compatibility, the T-Engine project has standardized the implementation of the T-Kernel real-time kernel and released its source code.

(3) T-Kernel Extension

T-Kernel Extension is middleware (basic middleware) for functional expansion of the OS, implemented using T-Kernel subsystem functions. It provides higher-level OS functions such as virtual memory using MMU, file management, and process management, and functions useful for modularization of programs.

T-Kernel Standard Extension (TKSE) is a typical example of T-Kernel Extension. The equivalent capability of UNIX kernel and its file system layer can be achieved by combining TKSE with T-Kernel. These are referred to as Ported Extensions. Examples include T-Linux, which runs Linux on T-Kernel, and T-JV, which runs Java on T-Kernel.

The combination of T-Kernel with T-Kernel Standard Extension (TKSE) makes it possible to realize functions corresponding to UNIX's kernel and file-system layers. Since implementation of TKSE requires MMU, it cannot be used on some μ T-Engine platforms with no MMU.

(4) Device drivers

Device drivers make access to various peripheral devices available for general use. Since under T-Kernel the application program interface (API) used in calling device drivers from application tasks and the API used in registering new device drivers are standardized, a high level of compatibility can be ensured both for device drivers themselves and for the applications that use devices. In addition, for devices such as serial ports and system disks (CF/MMC cards) that come with or can be connected to standard T-Engine boards and µT-Engine boards, functions dependent on individual devices are also standardized.

T-Engine device drivers can also be loaded dynamically. In other words, there is no need to link all drivers when

building a system or to load all drivers in advance when starting up a system. Rather, new drivers can be loaded and executed while the system is running. Used property, this function enables functions like the "plug and play" functions of a PC and live insertion and removal of peripheral boards. This function is especially useful for devices such as PC cards and USB peripherals, with hardware compatible with live insertion and removal.

(5) Other middleware

A wide range of middleware has been implemented at an even higher level than T-Kernel and T-Kernel Extension. For example, the PMC T-Shell^{*5} GUI middleware handles GUI-related processing, such as rendering of images and text to the screen and management of windows and components. Also, a number of high-level functions have been implemented as applications running on PMC T-Shell. These include implementation of the simple scripting language known as Microscript and an HTML browser. This middleware is useful for increasing the efficiency of developing embedded systems including GUIs.

*5: See: http://www.t-engine4u.com/

■ Chapter 2: CPU-board design methods

2.1. CPU

Standard T-Engine specifications require a 32-bit or higher CPU with a memory management unit (MMU) on board. While μ T-Engine specifications require a 32-bit CPU, the MMU is optional.

Existing standard T-Engine and μ T-Engine boards feature the following CPUs:

(as of June 2009)

[Standard T-Engine]

CPU	Details	Manufacturer
SH7727	SH3-DSP Core, 96 MHz	
SH7720	SH3-DSP Core, 133 MHZ	
SH7751R	SH-4 Core, 240 MHz	RenesasTechnology
SH7760	SH-4 Core, 200 MHz	
SH7780	SH-4A Core, 400 MHz	
VR5500A	MIPS Core, 400 MHz	NEC Electronics
VR5701A	MIPS Core, 333 MHz	NEC Electronics
TX4956	MIPS Core, 400 MHz	Toshiba
ARM720-LH7	ARM720T Core, 77.4 MHz	– NXP
ARM922-LH7	ARM922T Core, 200 MHz	INAP
ARM926-MB8	ARM926EJ-S Core +ARM946E-S Core, 200 MHz	Fujitsu MicroElectoronics
ARM926-MX21	i.MX21, ARM926EJ-S Core, 266 MHz	– Freescale
ARM920-MX1	i.MX1, ARM920T Core, 200 MHz	Ticescale
PowerPC	PPC-V4FX Core, 300MHz	XILINX

[µT-Engine]

CPU	Details	Manufacturer
SH7145	SH2 Core, 50 MHz	
M32104	M32R Core, 216 MHZ	Renesas
M32192	M32R-FPU Core, 160 MHz	
V850E/MA3	V850E1 Core, 80 MHz	NEC Electronics
VR4131	MIPS Core, 200 MHz	NEC Electronics
Nios II	32-bit RISC	Altera
ARM7-LH79532	ARM7TDMI Core, 50 MHz	NXP

2.2. Memory (Flash Memory, RAM)

With regard to memory, specifications do not include requirements for types or capacities of ROM or RAM. Memory size is determined by the needs of the CPU and applications used.

Existing standard T-Engine and μ T-Engine boards feature the following memory configurations:

CPU	ROM	RAM
SH7727	8 MB (Flash Memory)	32 MB (SDRAM)
SH7720	8 MB (Flash Memory)	64 MB (SDRAM)
SH7751R	8 MB (Flash Memory)	64 MB (SDRAM)
SH7760	8 MB (Flash Memory)	64 MB (SDRAM)
SH7780	16 MB (Flash Memory)	128 MB (DDR-SDRAM)
VR5500A	16 MB (Flash Memory)	128 MB (SDRAM)
VR5701A	16 MB (Flash Memory)	128 MB (DDR-SDRAM)
TX4956	16 MB (Flash Memory)	128 MB (SDRAM)
ARM720-LH7	8 MB (Flash Memory)	32 MB (SDRAM)
ARM922-LH7	8 MB (Flash Memory)	32 MB (SDRAM)
ARM926-MB8	16 MB (Flash Memory)	64 MB (SDRAM)
ARM926-MX21	16 MB (Flash Memory)	64 MB (SDRAM)
ARM920-MX1	16 MB (Flash Memory)	64 MB (SDRAM)
PPC-V4FX	16 MB (Flash Memory)	128 MB (SDRAM)

[µT-Engine]

CPU	ROM	RAM
SH7145	256 KB (On board) + 1 MB (Flash Memory)	8 KB (On board) + 1 MB (SRAM)
M32104	4 MB (Flash Memory)	64 KB (On board) + 16 MB (SDRAM)
M32192	1 MB (On board)	176 KB (On board) + 1 MB (SRAM)
V850E/MA3	512 KB (On board)	32 KB (On board) + 8 MB (SDRAM)
VR4131	16 MB (Flash Memory)	32 MB (SDRAM)
Nios II	4 MB (Flash Memory)	16 MB (SDRAM)
ARM7-LH79532	4 MB (Flash Memory)	16 MB (SDRAM)

■ Chapter 3 CPU-board implementation

CPU-board specifications include requirements for board size (120 mm x 75 mm), board thickness (1.6 mm), connector-position tolerance (+/- 2 mm), and hole-position tolerance (+/- 0.3 mm). They also cover the implementation and hole positions for the following types of connectors and switches.

Readers are referred to the T-Engine Hardware Specifications (TEF010-S001-01.01.02/en) for the details of implementation specifications.

[Standard T-Engine:]

- 1) eTRON SIM card connector
- 2) PC Card slot
- 3) USB HOST connector
- 4) Serial connector
- 5) Power switch
- 6) Reset switch
- 7) NMI switch
- 8) Expansion bus connector
- 9) Power connector
- 10) Headset connector
- 11) Headphone output connector
- 12) Hole positions at four Corners
- 13) LCD connector

[µT-Engine]

- 1) eTRON SIM card connector
- 2) Compact Flash card connector
- 3) MMC connector
- 4) Serial connector
- 5) Power switch
- 6) Reset switch
- 7) Expansion bus connector
- 8) Hole positions at four Corners

Since positions are specified for a large number of components, sufficient consideration is required concerning reducing the number of components and component layout. Although the height of components is not covered in specifications, since a T-Engine expansion board connects to the CPU board by stacking, care is also required concerning the height of components used on the CPU board.

■ Chapter 4 CPU-board interface circuitry design

4.1. Expansion bus connector design

4.1.1. Basic concept

Standard T-Engine and μ T-Engine (hereinafter, except as specified otherwise these are both referred to as "T-Engine") have the minimum required interfaces for developing programs, in a compact size easy to embed in prototype devices. For this reason, in general the required input/output interfaces, peripheral LSIs, etc. are included on expansion boards that connect to the T-Engine board. The T-Engine board has connectors (expansion bus connectors) for expansion boards and for exchanging signals and power supplies. Primarily, specifications are defined for the following matters related to these connectors:

- Connector type (size, number of pins, etc.)
- Connector installation position
- Power supply pin position (four-pin only) and voltage
- Ground pin position (four-pin only)

In this way, although aspects other than those listed above (in particular, signal specifications) are not standardized, in consideration of convenience to the T-Engine user efforts have been made to ensure the sharing of such aspects as much as possible. As a result, these can be categorized into a number of groups of shared signal specifications. When developing a new T-Engine, it could be considered desirable to ascertain the latest circumstances with regard to these matters and to conform to existing specifications as much as possible.

4.1.2 Types of expansion buses (signal specifications)

[Ground and power supply]

The four pins nos. 137 - 140 are assigned as ground pins, and the four pins nos. 133 - 136 are assigned as power supply pins for power supplied from the expansion board to the T-Engine board. Power supply voltage is specified at 5V + -5%. For this reason, the T-Engine board is designed to run over a broader range than 5V + -5%.

The T-Engine board also has a power connector for use when using the board alone. Under the basic specifications, when connecting an expansion board, power is not supplied to the main board's power connector. Rather, power is supplied only from the expansion board side. However, it is anticipated that under actual conditions of use power might be supplied from the main board side mistakenly, damaging both the expansion board and the main board. It would be desirable to use countermeasures such as inserting a diode on the T-Engine board side.


The four power supply pins are referred to as VBAT. This name is a relic of the fact that its design initially assumed power would be supplied from a secondary battery.

[Groups]

Figure 4.1.1 shows an overview of the T-Engine expansion bus connector. See Appendix B (T-Engine Expansion bus connector Signal List) concerning assignment of expansion bus connector signals. Complying with existing types as much as possible not only makes it possible to use various existing expansion boards but also can lead to reduced development costs by eliminating the need to ask the manufacturer to supply a connector with a new key. In particular, T-Engine boards with PCI buses currently have been standardized on the 04-XX type.

In addition, even when it is difficult to match signal specifications with any existing type, an FPGA board can be connected without using a converter board simply by matching the ground pin to an existing board.

Note that Figure 4.1.1 and Appendix B are subject to change without notice and that the accuracy of their content is not guaranteed.



SERIE	SERIES 5603 KEY-VARIATION			2N				
PLUG	name	RE	C	PL	JG	name	R	REC
10 5603 14 XXXX	861 Parts No.	20 5603 14	XXXX 861		XXXX 861	Parts No.		4 XXXX 861
LARGE SM	side view	SMALL	LARGE		SMALL	side view	SMALL	
KEY-A KEY-E	B type	KEY-B	KEY-A	KEY-A	KEY-B	type	KEY-B	KEY-A
	01-01 Renesas		×1			06-06 Altera		
	02-02 Renesas					04-01 Renesas		
	03-03 YOKOGAWA				•	04-00 Renesas·NEC <i>PCI-BUS</i>		
	04-04 NEC-Toshiba XILINX				•	00-00 Master		
	01-05 FUJITSU					01-02 Renesas-NEC		

Figure 4.1.1: Keying allocation to prevent incorrect insertion of expansion bus connector.

4.2. Serial interface

A serial interface is used primarily as a debugging console port for connection with a PC. In light of installation space requirements on a T-Engine board, the following compact 15-pin or 16-pin serial connectors are recommended. For this reason, a development kit will usually supply a D-sub-9 (female) cable for connection to a PC.



15-pin serial connector Model: RMC-EA15MY-OM15-MC1 Manufacturer: Honda Tsushin Kogyo

Pin No.	Signal
1	GND
2	TxD
3	RxD
4	GND
5	RTS
6	CTS
7	GND
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	Reserved
13	Reserved
14	Reserved
15	Reserved




Figure 4.2.1: Overview of recommended connector, and signal requirements

Signal lines comply with the RS-232C standard. An example of drive circuitry is shown in Figure 4.2.2.

To send and receive data in accordance with the counterpart's status, use circuitry in which the RTS/CTS and DTR/DSR signals are linked to each other.




Figure 4.2.2: RS-232C drive circuitry example (from VR5500 T-Engine)

• The baud rate clock circuitry is designed to enable selection of standard speeds from 38.4 to 115.2 Kbps.

4.3. PC card interface

The board uses a single Type-II PC card slot with a 68-pin connector, compliant with the PCMCIA Rel.2.1/JEIDA Ver. 4.2 standard. When a card bus — the PC Card Standard for high-speed processing — is needed, the board shall comply with the card bus standard. Three types of spaces — attribute space, memory space, and I/O space — are used. Memory space and I/O space come in two types: 16-bit-access space and 8-bit-access space. Either of these may be chosen in accordance with access method.

Card voltage specifications are 5 V/3.3 V. A power management feature can be used to detect excess power and shut it down, using power supply control circuitry. Card detection and interrupt signals including card interrupts are interfaced to the CPU.

A recommended 68-pin connector is type no. 31-5027-068-130-833+ (from Kyocera Elco).




Figure 4.3.1: PC card interface circuitry structure example (from ARM926 T-Engine)

4.4. LCD/Touch panel interface

The LCD board shown below, supplied by Renesas, is recommended as the de facto standard T-Engine LCD/touch panel interface. The following figure shows a sample structure.





Figure 4.4.1: Example of connection between LCD board and T-Engine (example using SH7727 T-Engine)

Recommended connector specifications and signal arrangements are shown below.

1) Connector specifications:



2) Signal arrangement

CN1 pin arrangement

Pin No.	Signal	I/O	Notes	Pin No.	Signal	I/O	Notes
1	VBAT	-	Power supply	21	LCD13	OUT	LCDC
2	VBAT	-	Power supply	22	LCD14	OUT	LCDC
3	VBAT	-	Power supply	23	LCD15	OUT	LCDC
4	VBAT	-	Power supply	24	GND	-	Power supply
5	NC	_	Unused	25	GND	-	Power supply
6	LCD0	OUT	LCDC	26	CL1	OUT	LCDC
7	LCD1	OUT	LCDC	27	CL2	OUT	LCDC
8	LCD2	OUT	LCDC	28	DON	OUT	LCDC
9	LCD3	OUT	LCDC	29	M_DISP	OUT	LCDC
10	LCD4	OUT	LCDC	30	FLM	OUT	LCDC
11	LCD5	OUT	LCDC	31	VEPWC	OUT	LCDC
12	LCD6	OUT	LCDC	32	VCPWC	OUT	LCDC
13	LCD7	OUT	LCDC	33	NC	—	Unused
14	GND	-	Power supply	34	GND	-	Power supply
15	GND	_	Power supply	35	GND	-	Power supply
16	LCD8	OUT	LCDC	36	IR_IN	IN	Remote controller
17	LCD9	OUT	LCDC	37	3.3V	-	Power supply
18	LCD10	OUT	LCDC	38	3.3V	-	Power supply
19	LCD11	OUT	LCDC	39	3.3V	-	Power supply
20	LCD12	OUT	LCDC	40	3.3V	-	Power supply

* Leave NC and reserved terminals open on the circuit board.

CN2 pin arrangement

Pin No.	Signal	I/O	Notes	Pin No.	Signal	I/O	Notes
1	GND	—	Power supply	13	~PAD_CS	OUT	PAD_I/F
2	GND	—	Power supply	14	~PAD_IRQ	IN	PAD_I/F
3	KEY_IN0	IN	KEY_I/F	15	PAD_DIN	OUT	PAD_I/F
4	KEY_IN1	IN	KEY_I/F	16	PAD_DOUT	IN	PAD_I/F
5	KEY_IN2	IN	KEY_I/F	17	PAD_DCLK	OUT	PAD_I/F
6	KEY_IN3	IN	KEY_I/F	18	~RESET	OUT	Reset
7	KEY_IN4	IN	KEY_I/F	19	~LCD_FLON	OUT	LCD Power supply
8	KEY_OUT0	OUT	KEY_I/F	20	~LCD_PWRDY	IN	LCD Power supply
9	KEY_OUT1	OUT	KEY_I/F	21	GND	—	Power supply
10	KEY_OUT2	OUT	KEY_I/F	22	GND	_	Power supply
11	GND	—	Power supply	23	3.3VSB	-	Power supply
12	GND	_	Power supply	24	3.3VSB	-	Power supply

4.5. eTRON SIM card interface

Basically, eTRON SIM card interface specifications comply with ISO7816-1 - 3 (SIM). The T=1 protocol is recommended. The T=0 protocol is required at a minimum.


As a connector, the 04-5036-008-110-862 SIM card connector (from Kyocera Elco), which is compatible with the ETSI TS 102221 V4.1.0 VICC-Terminal Interface standard, is recommended.

PIN No	Signal	I/O	Function
1	Vcc 3.3 V	-	Power supply: 3.3 V
2	Reset	0	Reset
3	Clock	0	Clock*
4	Reserved		-
5	GND	-	Ground
6	Vpp	-	NC
7	I/O	I/O	Serial input/output
8	Reserved		-

* Supplied clock

3.5712 MHz Duty: 50±10%

Figure 4.5.1: eTRON SIM connector signals



- The circuitry above is capable of on/off control of the 3.3-V power supply.
- Handle the reserve pins (4, 8) so that they can be connected to on the printed circuit board as terminals.

Figure 4.5.2: Example of eTRON SIM Card interface circuitry (from ARM926 T-Engine)

• Cautions

(1) Power terminal control:

Since switching between the contact and contactless interface is connected based on whether Vcc power is supplied, a function for shutting of the Vcc power supply is required.

(2) Processing signals from pins 4 and 8:

When using a contactless eTRON SIM card interface, use these pins as terminals for connecting an antenna. Design throughholes near the SIM card connector to enable connection to these terminals.

(3) Power sequence:

Figure 4.5.3 shows concerning reset, clock, and power timing.




Figure 4.5.3: Power sequence

4.6. USB host interface

This interface complies with the USB Host Ver. 1.1 (12 M/1.5 Mbps) standard.

If the capacity is available on the T-Engine side's power supply, bus power can be employed to provide a power supply to connected USB devices (max. 5 V/500 mA).

A recommended connector is model no. 20-5041-004-100-834+ (from Kyocera Elco).

	Pin No.	Signal	Input/output	Function
	1	Vcc	_	Power supply
1 2 3 4	2	-Data	I/O	- data signals
	3	+Data	I/O	+ data signals
	4	GND	_	Ground

Figure 4.6.1: Connector signal arrangement





Figure 4.6.2: Example of USB interface circuitry (from ARM926 T-Engine)

4.7. Audio input/output interface

The T-Engine hardware specifications call for signal lines with jacks 2.5 mm in diameter for audio input (monaural) and output (stereo), as shown in the Figure 4.7.1. A recommended connector is model no. HSJ1602-010011 (from Hosiden) and STX-25505NTR (from KYCON). Connect an earphone/microphone output (Lch) to enable use of headsets such as those used with mobile phones.



Pin No	Signal Name
1	GND
2	R-IN
3	R-OUT
4	MIC-IN
5	HP_SENSE

	• • • • • • • •
$H_1 = H_1 $	innut/output intortooo
TI2016 4 / T AU010	input/output interface
1	

Pin No	Signal Name
1	GND
2	L-OUT
3	R-OUT
4	HP_SENSE
5	NC

Figure 4.7.2: Audio output interface




Figure 4.7.3: Example of Audio interface structure (from SH7727 T-Engine)




Figure 4.7.4: Example of actual circuitry (from ARM926 T-Engine)

4.8. Compact Flash card interface (µT-Engine only)

One Type-II Compact Flash (CF) card slot with a 50-pin connector is used.

A recommended connector is model no. 31-5620-050-716-833+ (from Kyocera Elco).

Interrupt signals are processed to enable hot insertion and removal. Use a power supply voltage of +3.3 V.




Figure 4.8.1: Example of Compact Flash card interface circuitry (from M32104 µT-Engine)

4.9. MMC/SD card interface (µT-Engine only)

 μ T-Engine hardware specifications cover MMC- or SD-card connector specifications. Interrupt signals are processed to enable hot insertion and removal. Use a power supply voltage of +3.3 V only.

• Connector specifications:

One nine-pin slot (compatible with cards 2.1 mm thick)

A recommended connector is model no. 10-5738-009-783-862+ (from Kyocera Elco).




Figure 4.9.1: Example of MMC/SD card interface circuitry (from VR4131 µT-Engine)

4.10. Power supply interface

4.10.1. Direction of power supply

Figure 4.10.1 shows a power supply diagram. The VBAT terminal (133 - 136 pins) on the expansion bus connector supplies power from the expansion board to the CPU board (T-Engine). Other power terminals supply power from the CPU board to the expansion board. For this reason, refer to the Figure 4.10.1 concerning use of diodes to prevent reverse current when inserting devices to the power circuit. For external power supply input, a connector complying with EIAJ RC5320A specifications is implemented. Voltage category 2 (3.15 - 6.3 V) is used, with negative external polarity and positive internal polarity.




Figure 4.10.1: Direction of power supply on the CPU board (T-Engine)

4.10.2 Power state names

Under T-Engine specifications, the following names are used to manage power states. Use of the following names is recommended when designing features such as power management transition-state charts.

Name: P0 State: Main power off
Name: P1 State: Main power on, CPU in sleep mode (can be restarted by interrupt signal), memory not retained, peripheral modules optional
Name: P2 State: Main power on, CPU in sleep mode (can be restarted by interrupt signal), memory retained, peripheral modules optional
Name: P3 State: Main power on, CPU running, memory retained, peripheral modules optional

The specifications also include a more detailed naming method for sub-states of state P3, in which the CPU is

running. Under this method, the CPU's lowest operating clock-speed setting is given the suffix "1" and its highest operating clock-speed setting the highest suffix.

Ex.: Low speed: P3-1 Medium speed: P3-2 High speed: P3-3

4.10.3. Implementation of power management specifications

T-Engine hardware specifications prescribe the following external power supply control specifications. Implement power management using a power supply controller LSI or similar device.

• External power supply control function

1) Controls for turning power on

The following two types of controls for turning the power on are supported:

- Power turned on with power supply
- Power turned on using power switch

It is possible to use a DIP switch or other means to switch between the mode in which the power is turned on with a power supply and the mode in which the power is turned on using a power switch.

Furthermore, it is recommended that controlling turning the power on using power control signals on the expansion bus be supported.

Control of turning the power on using power control signals on the expansion bus should enable expansion boards with functions such as wake on LAN to control the power supply through input of power control signals.

2) Controls for turning power off

- Turning the power off using a power switch
- Turning the power off using other control commands (software control)
- Handling power failures

It is recommended that a T-Engine board have the following functions for handling power

 Using a backup power supply (such as UPS or a battery) to detect power failures Any of the following three types of methods may be chosen for implementing detection of power failures using a backup power supply:

- A terminal on the CPU board for input of power failure notification signals
- A function for detecting drops in battery voltage (when using a battery)
- A terminal on the expansion board for input of power failure notification signals, which would then be communicated to the CPU

2) Using nonvolatile memory, an RTC internal register, or similar means to detect power failures A function for backing up data (such as on-board nonvolatile memory) is optional. Figure 4.10.2 shows an example of a specific power supply block diagram.

Current restrictions and an on/off switch have been added to the power supply to peripheral devices.

Power on/off control is implemented using PD[0] - PD[4], and INT_A1 is used to send an interrupt signal when excess power has been detected.

In addition, an optional battery board can be connected, and power can also be supplied from the expansion bus connector's VBAT.

When power is supplied from the DC jack, no power is supplied from the VBAT. Since DC IN must exceed VBAT, care is required when selecting an AC adapter to use.




Figure 4.10.2: Example of power supply block structure (from ARM926 T-Engine)

■ Chapter 5 Power management design for T-Engine hardware

5.1 Power modes (e.g., power save mode)

This section describes implementation methods for each power mode in the T-Engine specifications (i.e., P0, 1, 2, and 3).

Specifications for the P0 mode assume that the main power would be off in this mode. However, since a push type power switch is implemented, power must be connected to the switch to make it operational. For this reason, power is supplied to some circuitry at all times.

Modes P1 and P2 are implemented using software, by setting the MPU to the sleep, doze, stop, or similar states. It is assumed that an MPU with a power management function would be used. In general, power save mode is implemented in one of two ways: by stopping the functioning of the MPU's core only while still running peripheral circuitry or by stopping the MPU's clock and accepting interrupts only. In general, such a state with volatile main memory such as SDRAM not retained is referred to as P1 mode, while such a state with memory retained is referred to as P2 mode.

Mode P3 refers to the state in which the MPU is not set to the sleep, doze, stop, or similar states. Each of modes P1, P2, and P3 assumes changes to the internal state of the MPU only. If no circuitry is added for this purpose, it can be said that there are no differences between these in terms of hardware.

5.2. Power supply controls (power on/off)

Two methods are used for turning the power on: turning the power on with power supply and turning the power on using a power switch. It is possible to use a DIP switch or other means to switch between these methods.

Since T-Engine uses a push type power switch, when controlling the power supply using hardware it is not possible to set power consumption to zero completely. However, the design should enable reducing power consumption to as little as possible.

There are two methods of controlling power supply: implementing hardware logic circuits and via software switches using MPU interrupts. However, when using the latter method the MPU would be set to sleep, doze, stop, or a similar mode when the power is turned off, making it impossible to implement the P0 mode (main power off) covered in the specifications.

The following sections are separated into implementation of hardware and software power control methods.

5.2.1. Hardware power-control design

Figure 5.2.1 shows an example structure for implementation of hardware power control.




Figure 5.2.1: Configuration example when power supply control is implemented with hardware.

When the push type power switch is depressed, for startup the power is turned on unconditionally. However, for shutdown the MPU is first notified, and then the MPU cuts off the power.

A switch for automatic startup on power supply is implemented to turn on the power unconditionally when a power supply is attached.

5.2.2. Software power-control design

Figure 5.2.2 shows an example structure for implementation of software power control.




Figure 5.2.2: Configuration example when power supply control is implemented with software.

When implementing software power control, a register for determining the cause of a reset, which would not be affected by resetting the MPU, is required. If this register is not included on board the MPU, an external register is used.

Figure 5.2.3 shows the startup software sequence when using a register for determining the cause of a reset. (The initial value of the register for determining the cause of a reset is 0.)




Figure 5.2.3: Startup software sequence

5.3. Linkage with an external expansion board

This section covers points requiring caution when supplying power to an external expansion board through special circuitry for that purpose or when supplying power using the BATT terminal, a specification shared by numerous companies.

Since an external expansion board is connected to the main board using bus wiring, when supplying power or receiving power supply, synchronization with the power supply to the boundary bus buffer and other components must be taken into consideration. Implementation of startup and termination methods in line with the following sample sequence is desirable.

5.3.1 When supplying power to an external expansion board

Figure 5.2.4 shows a sequence diagram for supplying power to an external expansion board on startup.




Figure 5.2.4: Sequence diagram for supplying power

The termination sequence is shown in Figure 5.2.5




Figure 5.2.5: Termination sequence

It is also acceptable to send notice via signal lines or other means instead of supplying power to the external expansion board directly. Figure 5.2.6 diagram shows the relations between such connections.




Figure 5.2.6: External expansion board relations between connections

When using a power supply method based on the expansion board, such as wake on LAN, issues related to synchronizing these and bus specifications for connected controller switches need to be taken into consideration.

5.3.2 When receiving power supply from the external expansion board

When supplying power from an external expansion board to the main board using the BATT terminal, a specification shared by numerous companies, power supply to the bus-buffer element connected to the expansion bus must be controlled in a synchronized manner, for example by ensuring that the external expansion board accepts power supply only from the main board or by receiving notification signals.

5.4. Handling power failures

Whether a power failure has occurred can be ascertained by retaining the cause of a reset in a register with a backup power supply, such as an RTC. By manipulating and reading the value in this register, software can ascertain the reason for the current startup. A sequence diagram is shown in Figure 5.4.1.




Figure 5.4.1: Power Supply sequence in case of black out.

In addition, it is recommended that the external expansion terminal have a connecting terminal for receiving notice of power failure from UPS equipment and signals for notification of drops in battery voltage, or similar means be taken, to detect power failures when running on backup power.

■ Chapter 6 Actual examples of T-Engine design

This chapter describes overall board structure using as examples T-Engine products that have actually been released. T-Engine devices can be separated into the following two categories based on the signals connected to the boards' expansion bus connectors:

- Local-bus-based T-Engine
- PCI-bus-based T-Engine

A local-bus-based T-Engine is one in which the CPU address bus, data bus, control signals, etc. are connected to the expansion bus connector. A PCI-bus-based T-Engine is one to which a PCI bus is connected as well as a local bus. Table 6.1 shows local-bus-based and PCI-bus-based T-Engine devices currently released.

r	
Local-bus-based	PCI-bus-based
SH7727 T-Engine	SH7715R T-Engine
SH7760 T-Engine	VR5500 T-Engine
SH7720 T-Engine	VR5701 T-Engine
SH7780 T-Engine	TX4956 T-Engine
ARM720-LH7 T-Engine	PPC-V4FX T-Engine
ARM922-LH7 T-Engine	
ARM926-MB8 T-Engine	
ARM920-MX1 T-Engine	
ARM926-MX21 T-Engine	
SH7145 µT-Engine	VR4131 uT-Engine
M32104 µT-Engine	
M32192 µT-Engine	
V850E/MA3 µT-Engine	
Nios II μT-Engine	
ARM-LH79532 µT-Engine	
	SH7727 T-EngineSH7760 T-EngineSH7760 T-EngineSH7720 T-EngineSH7780 T-EngineARM720-LH7 T-EngineARM922-LH7 T-EngineARM926-MB8 T-EngineARM920-MX1 T-EngineARM926-MX21 T-EngineSH7145 μ T-EngineM32104 μ T-EngineM32192 μ T-EngineV850E/MA3 μ T-EngineNios II μ T-Engine

Table 6.1: Local-bus-based and PCI-bus-based T-Engine boards

6.1. Example of local-bus-based T-Engine product design

This section describes the example of a standard T-Engine with the SuperHTM-family SH7760 processor on board.

• Structure:

The SH7760 standard T-Engine hardware consists of three boards: the CPU board, an LCD board, and a debugging board. The devices and peripheral interfaces on each board are listed below.

◆ CPU board:

In addition to the following basic standardized structure for a standard T-Engine board, the SH7760 T-Engine board also has its own unique interfaces. Figures 6.1-a and 6.1-b show the board structure.

- SH7760 (SH-4 core)
- Flash memory
- SDRAM
- eTRON SIM card interface
- Real time clock
- PC card interface
- Serial interface
- USB host interface
- Audio input/output interface
- LCD/Touch panel interface
- Expansion bus interface

◆ LCD board:

This LCD board can be connected to any standard T-Engine board. For some companies' products, this is an optional board. It is included in the SH7760 T-Engine development kit.

- TFT color LCD panel
- Touch panel interface
- Push type switch, pointer control
- Infrared remote control receiver module

• Debugging board:

The debugging board is an expansion board. Devices and interfaces on this board are not standardized. However, the board's size is standardized.

- EPROM
- Eight-bit LED
- JTAG interface




Figure 6.1-a: T-Engine structural diagram (CPU side)




Figure 6.1-b: T-Engine structural diagram (underside)

The following interfaces shown in Figure 6.1-a are additional functions unique to the SH7760 T-Engine:

- I/O board interface
- Infrared remote control transmitting LED
- ♦ I/O board interface:

This is an additional interface unique to this board and not included in standard T-Engine standards. This connector handles output from the terminals of internal modules on the SH7760. It makes it possible to connect with various external interfaces by connecting the I/O board (expansion board) included with the product. The following internal modules output to this connector:

- Renesas Technology Controller area network 2 (HCAN2): 2ch
- Serial communication interface (SCIF): 2ch
- IIC bus interface: 1ch
- A/D converter: 4ch
- Compare match timer (CMT)
- ◆ Infrared remote control transmitting LED

This LED is compatible with two types of infrared remote control signal formats (NEC format and Kaseikyo format). It can transmit infrared remote control signals up to 255 bytes. The receiver for infrared remote control signals is on the LCD board.

Also, this board has a H8/3048F-ONE (H8/300H-series 16-bit single-chip microcomputer) unit on board as a power supply controller. By writing firmware to the flash memory on the H8/3048F-ONE, the following functions can be controlled:

- Real-time clock (RTC)
- System power (3.3 V, 5 V) on/off
- Reading touch panel coordinates
- Key entry
- Sending and receiving infrared remote control signals
- Electronic volume
- Reading/writing serial EEPROM

Table 6.2 shows an overview of SH7760 T-Engine specifications.

	Item	Specifications
СРИ		SH7760 (SH-4); implemented operating frequency: 200 MHz
	Cache	16 KB (instruction) + 32 KB (data)
	MMU	Υ
	Debugger	JTAG interface
RAM	·	64 MB
ROM		8 MB
	eTRON SIM card interface	Y
	Serial interface	16,550 compatible (max.: 115,200 bps)
	Real time clock	Υ
Interface functions	Audio I/O interface	Headset: 1ch; headphone output: 1ch
Interface functions	USB host interface	Y (USB1.1 compatible)
	PC card interface	Y (Type 2, one slot)
	LCD/Touch panel interface	Y
	DIP switch	Two (16 bit)
Expansion bug		Local bus (32 bit)
Expansion bus		Expansion bus connector type: 01-01
Board size		75 mm x 120 mm
Other functions	Infrared input port	Receiver on LCD board
	LED	One (eight bit)

Table 6.2: Overview of SH7760 T-Engine specifications

• Block diagram

Figure 6.3 shows a SH7760 T-Engine block diagram.

As shown in Figure 6.3, the SH7760 is connected to peripheral devices via an 8-/16-/32-bit local bus.




Figure 6.2: SH7760 T-Engine block diagram

SH7760 has many built-in peripheral controllers. Therefore, various interfaces can be realized with the built-in controllers. Or they can be realized by using sub-control microcomputer (H8/3048F-ONE) that is installed as power supply controller.

- Serial interface: Uses an NS16C550 compatible UART serial controller and an RS-232C interface driver.
- PC card interface: Uses a controller compatible with 68-pin card slots compliant with the PC Card Standard 97.
- LCD/Touch panel interface: Outputs signals from the SH7760's on-board LCD controller. The interface with the touch panel on the LCD board is implemented via the H8/3048F-ONE.
- eTRON SIM card interface: Uses the smart card interface (SIM) controller on board the SH7760.
- USB host interface: Uses the USB host controller (USB 1.1 compliant) on board the SH7760.
- Audio input/output interface:

Uses the serial Audio interface (SSI) on board the SH7760. Has an Audio CODEC on board. Audio can be output to headphones connected to the mini jack for audio output and can be input from and output to a headset connected to the mini jack for audio input and output.

• Expansion bus interface:

The address bus, the data bus (32 bits), control signals, and a power supply are output to this interface. The address bus, the data bus, and the control signals are connected via the bus buffer. Table 6.3 shows the pin arrangement for the expansion bus.

• Power interface:

Power is supplied via an AC adapter (5.6 V/3.5 A). The SH7760 T-Engine uses the following voltages:

- 3.3 V: Power supply for on-board logic circuitry
- 1.5 V: SH7760 core voltage
- 5.0 V: Voltage supplied to PC cards, USB devices, etc.

Pin	Signal	I/O	Pin	Signal	I/O	Pin	Signal	I/O	Pin	Signal	I/O
No.	~ -8		No.	~ -8		No.	~ -8		No.	~ -8	
1	5V (*1)	-	36	D29	I/O	71	A24	OUT		SCIF2 CTS#	IN
2	5V	-	37	D30	I/O	72	A25	OUT	107	_	—
3	5V	-	38	D31	I/O	73	EPROMCE#	OUT	108	—	—
4	5V	-	39	GND	-	74	CS2#	OUT	109	GND	-
5	D0	I/O	40	GND	-	75	CS4#	OUT	110	GND	-
6	D1	I/O	41	CKIO	OUT	76	CS5#	OUT	111	ТСК	IN
7	D2	I/O	42	GND	-	77	RDWR	OUT	112	TMS	IN
8	D3	I/O	43	GND	-	78	BS#	OUT	113	TRST#	IN
9	D4	I/O	44	GND	-	79	GND	-	114	TDI	IN
10	D5	I/O	45	A0		80	GND	-	115	TDO	OUT
11	D6	I/O	46	A1		81	RD#	OUT	116	ASEBRKAK#	OUT
12	D7	I/O	47	A2		82	WAIT#	IN	117	3.3VSB (*3)	-
13	D8	I/O	48	A3		83	WE0#	OUT		3.3VSB	-
14	D9	I/O	49	A4		84	WE1#	OUT	119	3.3VSB	-
15	D10	I/O	50	A5		85	WE2#	OUT		3.3VSB	-
16	D11	I/O	51	A6		86	WE3#	OUT	121	AUDATA0	I/O
17	D12	I/O	52	A7		87	GND	-	122	AUDATA1	I/O
18	D13	I/O	53	A8		88	GND	-	123	AUDATA2	I/O
19	D14	I/O	54	A9		89	IRQ0#	IN	124	AUDATA3	I/O
20	D15	I/O	55	A10		90	IRQ1#	IN	125	AUDSYNC#	OUT
21	GND	-	56	A11		91	IRQ2#	IN	126	AUDCK	IN
22	GND	-	57	A12		92	IRQ3#	IN	127	3.3V (*4)	—
23	D16	I/O	58	A13	OUT	93	NMI_IN	IN	128	3.3V	—
24	D17	I/O	59	A14	OUT	94	RST_IN#	IN	129	3.3V	—
25	D18	I/O	60	A15	OUT	95	RST_OUT#	OUT	130	3.3V	—
26	D19	I/O	61	GND	-	96	DREQ#	IN	131	3.3V	—
27	D20	I/O	62	GND	-	97	DRAK#	OUT	132	3.3V	_
28	D21	I/O	63	A16	OUT	98	DACK#	OUT	133	VBAT IN (*5)	_
29	D22	I/O	64	A17		99	ROMSEL	IN	134	VBAT IN	_
30	D23	I/O	65	A18	OUT	100	BASE# (*2)	IN	135	VBAT IN	-
31	D24	I/O	66	A19	OUT	101	GND	-	136	VBAT IN	-
32	D25	I/O	67	A20	OUT	102	GND	-	137	GND	-
33	D26	I/O	68	A21	OUT	103	SCIF2 TXD	OUT	138	GND	-
34	D27	I/O	69	A22	OUT	104	SCIF2_RXD	IN	139	GND	-
35	D28	I/O	70	A23	OUT	105	SCIF2_RTS#	OUT	140	GND	-

Table 6.3: Expansion bus connector pin arrangements

Shaded areas denote SH7760 address bus, data bus, control signals, and serial signals. The electrical power level is 3.3 V.

- *1: When the SH7760 unit's power is on, power of 5.0 V (typ.) is supplied.
- *2:By setting this terminal to the low level, the SH7760 expansion bus will be output to the expansion bus connector.
- *3: When a battery or an AC adapter is connected, power of 3.3 V (typ.) is supplied at all times.
- *4: When the SH7760 unit's power is on, power of 3.3 V (typ.) is supplied.
- *5: This is the terminal for the power supply (3.6 4.2 V). Power can be supplied to the T-Engine board via the expansion bus connector.

• Memory map:

Table 6.4 shows the memory map when the CPU board is used alone.

- CS0 area: This is the area for flash memory and EPROM. When the CPU board is run alone, only flash memory is used. When a debugging board is connected, both flash memory and EPROM can be used. When using a debugging board, the arrangements of flash memory and EPROM may be switched. Switching is done by using the DIP switch on the debugging board. When not using a debugging board, these flash memory/EPROM switch settings are ignored.
- CS1 area: This is the board control register area.
- CS2 area: This area is for use by the expansion slot exclusively. When this area is accessed, the expansion bus's CS2# signal is asserted.
- CS3 area: This is the SDRAM area.
- CS4 area: This area is for use by the expansion slot exclusively. When this area is accessed, the expansion bus's CS4# signal is asserted.
- CS5 area: This area is for use by the expansion slot exclusively. When this area is accessed, the expansion bus's CS5# signal is asserted.

CS6 area: This area is for use in connecting the following peripheral devices: (1) PC card controller

- (2) UART
- (3) ID register
- CS7 area: This is a reserved area.

Area No.	Bus width	Space	Space name	Device	Notes
	16 bit	h'00000000		8 MB	INDIES
CS0	16 01	to	Flash memory area	8 MB MBM29DL640E-90TN (Fujitsu) x	
area		h'00FFFFFF		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
		h'01000000		Unused area	
		to		Unused area	
		h'03FFFFFF			
CS1	16 bit	h'04000000	Board control	16 MB	
area		to	register area	Board control register	
		h' 07FFFFFF	-		
CS2	8/16/32 bit	h'08000000	Expansion area	64MB	Expansion slot
area		to	(CS2)	Expansion slot (CS2 area)	CS2# assertion
		h'0BFFFFFF			
CS3	32 bit	h'0C000000	SDRAM area	64 MB	
area		to		EDS2516APTA-75 (ELPIDA) x2	
~~ t	0/1 6/2 0 1 1	h'0FFFFFFF			
CS4	8/16/32 bit	h'10000000	Expansion area	64 MB	Expansion slot
area		to	(CS4)	Expansion slot (CS4 area)	CS4# assertion
CS5	8/16/32 bit	h'13FFFFF h'14000000	Europaion anas	64 MB	Europaion alot
	8/10/32 DI	n 14000000 to	Expansion area (CS5)	Expansion slot (CS5 area)	Expansion slot CS5# assertion
area		h'17FFFFFF	(CSS)	Expansion slot (CSS area)	
CS6	16 bit	h'18000000	PC CARD area	Card controller	
area	10 010	to		Model: MR-SHPC-01 V2T	
ui vu		h'19FFFFFF		(Marubun)	
		h'1A000000	UART area (ChA)	UART	Used as interface
		to		Model: ST16C2550CQ48 (EXAR)	with H8/3048F-ONE
		h'1A7FFFFF		(Referred to as "UART"	
				hereinafter)	
		h'1A800000	UART area (ChB)	Same as above	Used for host serial
		to			interface
		h'1AFFFFFF			
		h'1B000000	ID register area		Reads DIP switch
		to			settings
007		h'1BFFFFF			D 1
CS7	—	h'1C000000		—	Reserved
area		to h'1EEEEEE			
		h'1FFFFFFF			

Table 6.4: Memory map

6.2. Example of PCI-bus-based T-Engine product design

This section describes the example of a standard T-Engine with the SuperH-family SH7751R processor on board.

• Structure:

The SH7751R standard T-Engine hardware consists of three boards: the CPU board, an LCD board, and a debugging board.

The devices and peripheral interfaces on each board are listed below.

◆ CPU board:

In addition to the following basic standardized structure for a standard T-Engine board, the SH7751R T-Engine board also has its own unique interfaces.

- SH7751R (SH-4 core)
- Flash memory
- SDRAM
- eTRON SIM card interface
- Real time clock
- PC card interface
- Serial interface
- USB host interface
- Audio input/output interface
- LCD/Touch panel interface
- Expansion bus interface

◆ LCD board:

This LCD board can be connected to any standard T-Engine board. For some companies' products, this is an optional board. It is included in the SH7751R T-Engine development kit.

- TFT color LCD panel
- Tablet interface
- Push type switch, pointer control
- Infrared remote control receiver module

• Debugging board:

The debugging board is an expansion board. Devices and interfaces on this board are not standardized. However, the board's size is standardized.

- EPROM
- Eight-bit LED
- JTAG interface

The following interface is an additional function unique to the SH7751R T-Engine:

Infrared remote control transmitting LED

This LED is compatible with two types of infrared remote control signal formats (NEC format and Kaseikyo format). It can transmit infrared remote control signals up to 255 bytes. The receiver for infrared remote control signals is on the LCD board.

Also, this board has a H8/3048F-ONE (H8/300H-series 16-bit single-chip microcomputer) unit on board as a power supply controller. By writing firmware to the flash memory on board the H8/3048F-ONE, the following functions can be controlled:

- Real-time clock (RTC)
- System power (3.3 V, 5 V) on/off
- Reading touch panel coordinates
- ➢ Key entry
- > Sending and receiving infrared remote control signals
- Electronic volume
- Reading/writing serial EEPROM

• Functional blocks

Table 6.5 shows an overview of SH7751R T-Engine specifications. Figure 6.4 shows a block diagram. As shown in Figure 6.4, the SH7751R is connected to peripheral devices via an 8-/16-/32-bit SH local bus and a PCI bus.

• Serial interface:

Uses an NS16C550 compatible UART serial controller and an RS-232C interface driver.

PC card interface: Uses a controller compatible with 68-pin card slots compliant with the PC Card Standard 97.

• LCD/Touch panel interface:

The LCD controller has display memory (10Mbit SDRAM) on board and is capable of displaying 16-bit RGB data in QVGA size. The interface with the touch panel on the LCD board is implemented via the H8/3048F-ONE.

• eTRON SIM card interface:

Uses the smart card interface (SIM) controller on board the SH7751R.

• USB host interface:

Uses a USB host controller (USB 2.0 compliant) that can be connected to a PCI bus.

• Audio input/output interface:

Uses the serial IO controller (SIOF). Has an A/D, D/A converter for use with digital audio. Audio can be output to headphones connected to the mini jack for audio output and can be input from and output to a headset connected to the mini jack for audio input and output.

• Expansion bus interface:

The local bus (16 bits), the PCI bus, control signals, and a power supply are output to this interface. The PCI bus controller (PCIC) built in to the SH7751R is used. The PCIC is compatible with the PCI Ver. 2.1 standard and has a bus width of 32 bits and an operating frequency of 33 MHz. Table 6.6 shows the pin arrangement for the expansion bus connector.

• Power interface:

Power is supplied via an AC adapter (5.6 V/3.5 A). The SH7751R T-Engine uses the following internal voltages:

3.3 V: Power supply for on-board logic circuitry

- 5 V: SH7751R core voltage
- 5.0 V: Voltage supplied to PC cards, USB devices, etc.

It	tem	Specifications				
CPU		SH7751R (SH-4); implemented operating frequency: 240 MHz				
	Cache	16 KB (instruction) + 32 KB (data)				
	MMU	Y				
	Debugger	JTAG interface				
RAM		64 MB				
ROM		8 MB				
	eTRON I/F	Y				
	Serial I/F	16,550 compatible (max.: 115,200 bps)				
	Calendar/clock	Y				
	Audio I/F	Headset: 1ch; headphone output: 1ch				
Interface	USB host I/F	Y (USB1.1 compatible)				
functions	PC CARD I/F	Y (Type 2, one slot)				
	Touch panel I/F	Y				
	LCD panel I/F	Y				
	DIP switch	Two (16 bit)				
	LED	One (eight bit)				
E	•	PCI bus/local bus				
Expansion bus		Expansion bus connector type: 04-01				
Board size		75 mm x 120 mm				
Other functions	Infrared input port	Receiver on LCD board				




Figure 6.3: Block diagram

Pin No.	Signal	I/O	Pin No.	Signal	I/O	Pin No.	Signal	I/O	Pin No.	Signal	I/O
1	GND		36	AD20	I/O	71	AD2	I/O	106	Al	OUT
2	PCLK2	OUT	37	GND	1/0	72	AD2 AD3	I/O I/O	100	A8	OUT
3	GND	-	38	AD18	I/O	73	GND	1/0	107	A0	OUT
4	PCLK1	OUT	39	GND	-	74	AD1	I/O	100	RESV	-
5	GND	-	40	AD17	I/O	75	GND	-	110	WR#	OUT
6	PCLK0	OUT	41	CBE3#	I/O	76	AD0	I/O	111	GND	-
7	REQ2#	IN	42	AD16	I/O	77	PCIRST#	OUT	112	RD#	OUT
8	VCCIO		43	CBE2#	I/O	78	LOBAT	-	113	D15	I/O
9	REQ1#	IN	44	STOP#	I/O	79	MPOWER	OUT	114	D7	I/O
10	VCCIO	_	45	LOCK#	I/O	80	INTA#	IN	115	D14	I/O
11	REQ0#	IN	46	PERR#	I/O	81	WAKEUP	IN	116	D6	I/O
12	GNT2#	OUT	47	IRDY#	I/O	82	INTB#	IN	117	D13	I/O
13	GND	-	48	TRDY#	I/O	83	INT1#	IN	118	D5	I/O
14	GNT1#	OUT	49	GND	-	84	INTC#	IN	119	D12	I/O
15	GND	-	50	FRAME#	I/O	85	INT2#	IN	120	D4	I/O
16	GNT0#	OUT	51	GND	-	86	INT0#	IN	121	D11	I/O
17	AD31	I/O	52	DEVSEL#	I/O	87	A17	OUT	122	D3	I/O
18	IDSEL2	OUT	53	PAR	I/O	88	CS1#	OUT	123	D10	I/O
19	AD30	I/O	54	SERR#	I/O	89	A16	OUT	124	D2	I/O
20	IDSEL1	OUT	55	CBE1#	I/O	90	CS0#	OUT	125	D9	I/O
21	AD29	I/O	56	AD15	I/O	91	A15	OUT	126	D1	I/O
22	IDSEL0	OUT	57	CBE0#	I/O	92	IORDY	IN	127	D8	I/O
23	AD27	I/O	58	AD14	I/O	93	GND	-	128	D0	I/O
24	AD28	I/O	59	AD12	I/O	94	A7	OUT	129	VBAT	-
25	GND	-	60	AD13	I/O	95	A14	OUT	130	VBAT	-
26	AD26	I/O	61	GND	-	96	A6	OUT	131	VBAT	_
27	GND	-	62	AD11	I/O	97	A13	OUT	132	VBAT	-
28	AD25	I/O	63	GND	-	98	A5	OUT	133	VBAT	-
29	AD23	I/O	64	AD10	I/O	99	A12	OUT	134	VBAT	-
30	AD24	I/O	65	AD8	I/O	100	A4	OUT	135	VBAT	-
31	AD22	I/O	66	AD9	I/O	101	A11	OUT	136	VBAT	
32	CS2#	OUT	67	AD6	I/O	102	A3	OUT	137	GND	-
33	AD21	I/O	68	AD7	I/O	103	A10	OUT	138	GND	-
34	EPCE#	OUT	69	AD4	I/O	104	A2	OUT	139	GND	-
35	AD19	I/O	70	AD5	I/O	105	A9	OUT	140	BRD_IN#	-

TT 1 1 C C	- ·	1 .	•
Table 6.6	Evnancion	hus connector	nin arrangement
14010 0.0.	LAPansion	ous connector	pin arrangement

Blue	PCI bus
Green	Local bus
Orange	Power Control
Reverse	Power

• Memory map:

Table 6.7 shows the memory map when the CPU board is used alone.

CS0 area: This is the area for flash memory and EPROM. When the CPU board is run alone, only flash memory can be used. When a debugging board is connected, both flash memory and EPROM can be used.When using a debugging board, the arrangements of flash memory and EPROM may be switched. Switching is done by using the DIP switch on the debugging board. When not using a debugging

board, these flash memory/EPROM switch settings are ignored.

- CS1 area: This area is for use by the expansion slot exclusively. When this area is accessed, the expansion bus's CS0# signal is asserted.
- CS2 area: This area is used for connecting the LCD controller.
- CS3 area: This is the SDRAM area.
- CS4 area: This area is for use by the expansion slot exclusively. When this area is accessed, the expansion bus's CS1# signal is asserted.
- CS5 area: This area is for use by the expansion slot exclusively. When this area is accessed, the expansion bus's CS2# signal is asserted.

CS6 area: This area is for use in connecting the following peripheral devices:
(1) PC card controller
(2) UART
(3) CODEC interface/board control FPGA

CS7 area: This area is exclusively for PCI memory, register, and I/O use.

Area No.	Bus	Space	Space name	Device	Notes
	width				
CSO	16 bit	h'00000000		8 MB	
area		to	Flash memory area	MBM29DL640E90TN (Fujitsu x 1) x	
		h'007FFFFF		1	
		h'00800000			
		to h'00FFFFFF	_	Flash memory area image	
		h'01000000			
		to		Unused area	
		h'03FFFFFF	_	Unused area	
CS1	16 bit	h'04000000			
area	10 01	to	Expansion area	512 KB	Expansion slot
ureu		h'0407FFFF	(CS0)	Expansion slot (CS0) area	CS0# assertion
		h'04080000			
		to	_	Expansion area (CS0) image	
		h'07FFFFFF			
CS2	16 bit	h'08000000	LOD / II		
area		to	LCD controller	LCD controller	Referred to as
		h'083FFFFF	area	Model: S1D13806F00A (EPSON)	"LCDC" hereinafter
		h'08400000			
		to	—	LCD controller area image	
		h'0BFFFFFF			
CS3	32 bit	h'0C000000		64MB	
area		to	SDRAM area	EDS2516APTA-60 (ELPIDA) x 2	
		h'0FFFFFFF			
CS4	16 bit	h'10000000	Expansion area	512 KB	Expansion slot
area		to	(CS1)	Expansion slot (CS1) area	CS1# assertion
		h'1007FFFF	·····	· · · · · · · · · · · · · · · · · · ·	
		h'10080000			
		to h'13FFFFFF		Expansion area (CS1) image	
CS5	16 bit	h'14000000			
area	10 011	to	Expansion area	512 KB	Expansion slot
arca		h'1407FFFF	(CS2)	Expansion slot (CS2) area	CS2# assertion
		h'14080000			
		to		Expansion area (CS2) image	
		h'17FFFFFF			
CS6	16 bit	h'18000000		Card controller	
area		to	PC card area	Model: MR-SHPC-01 V2T	
		h'19FFFFFF		(Marubun)	
		h'1A000000		UART	Referred to as
		to	UART area (ChA)	Model: ST16C2550CQ48 (EXAR)	Referred to as "UART" hereinafter
		h'1A00000F			Office incremation
		h'1A000010			
		to	—	UART area (ChA) image	
		h'1A7FFFFF			
		h'1A800000		Come of the set	
		to h'1 A 80000E	UART area (ChB)	Same as above	
		h'1A80000F		4	
		h'1A800010 to		UART area (ChB) image	
		h'1AFFFFFF			
		h'1B000000		FPGA register area for control of	
		to	FPGA register area	SIOF and other boards	
			J		I

Table 6.7: Memory map

	h'1B0000FF		
	h'1B000100		
	to	_	FPGA register area image
	h'1B7FFFFF		
	h'1B800000		
	to	_	Unused area
	h'1BFFFFFF		
	h'FC000000		
	to		
	h'FCFFFFFF		
CS7	h'FD000000		
area	to	PCI memory area	
	h'FDFFFFFF		
	h'FE000000		
	to		
	h'FE1FFFFF		
	h'FE200000		
	to	PCI register area	
	h'FE23FFFF		
	h'FE200000		
	to	PCI I/O area	
	h'FE23FFFF		
	h'FE240000		
	to		
	h'FFFFFFFF		

6.3. Conclusion

Table 6.8 features the content of Table 6.1 (categorization of local-bus- and PCI-bus-based T-Engine boards) with the key nos. of connectors used on each board added.

Sorting by key no. shows that local-bus-based T-Engine expansion bus connector pin arrangements come in five types while PCI-bus-based T-Engine expansion bus connector pin arrangements are standardized.

Designing expansion bus connector pin arrangements to match the key nos. of existing T-Engine products makes it possible to reuse expansion boards with different devices and eliminates the need to build a connector with a new key no., among other benefits. As a result, such design can lead to shortened development periods and reduced development costs.

When designing a board, compliance with T-Engine standards is required. Also, giving consideration to expansion bus connector pin arrangement is recommended.

	Local-bus-based	Key No.	PCI-bus-based	Key No.		
	SH7727 T-Engine	01-01	SH7715R T-Engine	04-01		
	SH7760 T-Engine	01-01	VR5500 T-Engine	04-04		
Standard T-Engine	ARM720-LH7 T-Engine	03-03	VR5701 T-Engine	04-04		
	ARM922-LH7 T-Engine	03-03	TX4956 T-Engine	04-04		
	ARM926-MB8 T-Engine	03-03	PPC-V4FX T-Engine	04-04		
	ARM920-MX1 T-Engine	03-03	-	-		
	ARM926-MX21 T-Engine	03-03	-	-		
μT-Engine	SH7145 µT-Engine	01-02	VR4131 µT-Engine	04-04		
	M32104 µT-Engine	02-02	-	-		
	M32192 µT-Engine	02-02	-	-		
	V850/MA3 µT-Engine	01-02	-	-		
	Nios I μT-Engine	06-06	-	-		
	ARM-LH79532 µT-Engine	03-03	-	-		

Table 6.8: T-Engine categories by expansion bus connector keying

Appendix A:

Model	CPU architecture	Expansion bus connector keying	Other notes				
T-Engine/SH7727	SH3-DSP(RENESAS)	01-01	With LCD board				
T-Engine/SH7751R	SH-4 (RENESAS)	04-01	With LCD board				
T-Engine/SH7760	SH-4 (RENESAS)	01-01	With LCD board				
T-Engine/SH7720	SH3-DSP (RENESAS)	01-01	With LCD board				
T-Engine/SH7780	SH-4A (RENESAS)	04-01	With LCD board				
T-Engine/VR5500	MIPS (NEC)	04-04	With RGB output				
T-Engine/VR5701	MIPS (NEC)	04-04	With RGB output With IDE I/F				
T-Engine/TX4956	MIPS (TOSHIBA)	04-04	With RGB output				
T-Engine/ARM720-S1C	ARM7 (EPSON)	03-03					
T-Engine/ARM920-MX1	ARM9 (Freescale)	03-03					
T-Engine/ARM720-LH7	ARM7 (NXP)	03-03					
T-Engine/ARM922-LH7	ARM9 (NXP)	03-03					
T-Engine/ARM926-MB8	ARM9 (FUJITSU)	03-03	With ETM connector				
T-Engine/ARM926-MX21	ARM9 (Freescale)	03-03					
T-Engine/PPC-V4FX	PowerPC (XILIX)	04-04	With LAN board				
µT-Engine/SH7145	SH-2 (RENESAS)	01-02					
μT-Engine/M32104	M32R (RENESAS)	02-02	With LAN board, With AR board				
μT-Engine/M32192	M32R (RENESAS)	02-02	With LAN board, With AR board				
µT-Engine/VR4131	MIPS (NEC)	04-04	CPU features MMU				
µT-Engine/V850E-MA3	V850 (NEC)	01-02					
µT-Engine/ARM7-LH79532	ARM7 (NXP)	03-03					
μT-Engine/Nios II	Nios II (ALTERA)	06-06					

T-Engine Design Guideline (Ver.1.00.01)

TEF010-S007-01.00.01/en

June 2009

Copyright © 2007-2009 by T-Engine Forum.

T-Engine Forum owns the copyright of this specification.

Permission of T-Engine Forum is necessary for copying, republishing, posting on servers, or redistribution to lists of the contents of this specification.

The contents written in this specification may be changed without a prior notice for improvement or other reasons in the future.

About this specification, please refer to follows;

T-Engine Forum

The 28th Kowa Building 2-20-1 Nishi-gotanda Shinagawa-Ward Tokyo 141-0031 Japan

TEL: +81-3-5437-0572 FAX: +81-3-5437-2399

E-mail : office@t-engine.org

	Pin V850E/MA3 uT-Engine	SH7145	uT-Engine	SH777	727 T-Engine		SH77760 T-Engine 01-01	M32	104 μT-Engine	N	432192 μT-Engine	,	VR5500 T-Engine VI 04-04	R4131 µT-Engine	Т	Tx4956 T-En 04-04	ngine SH7	751R T-Engine 04-01		ARM T-Engine	FR T-Engine Appliance	FPGA 1		ALTE	RA T-Engine 06-06
	Key 01-02 No. Signal 1/O Comment 1 ANo0 OUT D/A output ch0 2 ANo1 OUT D/A output ch1	01 SH7145 I/O NC -	+5V		Comment	SH7760 +5V (0	I/O Comment DUT		Comment		IND	GND	I/O Comment VR4131 GND GND	GND	GND	I/O —	GND GN	Comment	ARM EXB_5V	03-03 I/O Comment FR - EXB_4	01-05 I/O Comment V -	ALTERA I/O FPGA I/O	70	ALETRA I/O +3.3V	Comment
	<u>3 MODE0</u> IN MODE signal from ROM <u>4 MODE1</u> IN writer	NC - NC - NC -	+5V	OUT		+5V (DUT is ON	GND GND GND GND		GND G GND G	ND ND	GND PCLK1	GND GND OUT PCLK1	GND OUT	GND PCLK1	- OUT	GND GNI PCLK1 OU	1	EXB_5V EXB_5V	- EXB - EXB	V - V -	FPGA I/O FPGA I/O		+3.3V +3.3V	
	5 AD0 1/0 6 AD1 1/0 7 AD2 1/0	D0 1/0 D1 1/0 D2 1/0	D0 D1 D2	1/0 1/0 1/0		D0 D1 D2		V33 OUT	3.3V power output	V33 0 V33 0	OUT 3.3V power output	PCLK0 REQ2#	OUT PCLK0 IN REQ2#	IN	PCLK0 REQ2#	OUT IN	PCLK0 OU REO2# IN	Г			V - 1/0	FPGA I/O FPGA I/O		GND GND	
	8 AD3 1/O 9 AD4 1/O 10 AD5 1/O	D3 1/0 D4 1/0 D5 1/0	D3 D4 D5	1/0 1/0 1/0		D3 D4 D5	1/0 1/0 1/0	V33 OUT JTAG_RST# IN TRST# IN		JTAG_RST#	IN	REQ1# VCCIO	OUT VCCIO IN REQI# OUT VCCIO	OUT IN OUT	REQ1# VCCIO	IN OUT 3	3.3V output when VCCIO -	3.3V output when CPU po	D3	I/O D3	1/0 1/0 1/0	FPGA I/O FPGA I/O FPGA I/O		ProtoIO0 I/O ProtoIO1 I/O	
	11 AD6 I/O 12 AD7 I/O Connect via dumping 13 AD8 I/O resistor 22Ω.	D6 1/0 D7 1/0 D8 1/0	Direct connection to CPU	1/0 1/0 1/0	Connected via bus buffer	D6 D7 D8	I/O I/O I/O		emulator	TDI	IN For connecting SDI DUT emulator IN	GNT2# GND	OUT GNT2#	OUT	GND	-	REQ0# IN GNT2# OU GND GNI	r)	D5 D6	1/O D5 1/O D6	1/O 1/O	FPGA I/O		ProtoIO3 I/O ProtoIO4 I/O	
C C C C C C C C C C C C C C <t< td=""><td>14 AD9 I/O 15 AD10 I/O 16 AD11 I/O</td><td>D9 1/0 D10 1/0 D11 1/0</td><td>D9 D10 D11</td><td>1/0 1/0 1/0</td><td></td><td>D9 D10 D11</td><td>1/O 1/O</td><td>GND GND GND GND</td><td></td><td>GND G</td><td>IND</td><td>GND GNT0#</td><td>IN GND OUT GNT0#</td><td>IN OUT</td><td>GND GNT0#</td><td>-</td><td>GND GNI GNT0# OU</td><td>) T</td><td>D7 D8 D9</td><td>I/O I/O I/O D9</td><td>I/O</td><td>FPGA I/O FPGA I/O</td><td></td><td>ProtoIO6 1/O ProtoIO7 1/O</td><td></td></t<>	14 AD9 I/O 15 AD10 I/O 16 AD11 I/O	D9 1/0 D10 1/0 D11 1/0	D9 D10 D11	1/0 1/0 1/0		D9 D10 D11	1/O 1/O	GND GND GND GND		GND G	IND	GND GNT0#	IN GND OUT GNT0#	IN OUT	GND GNT0#	-	GND GNI GNT0# OU) T	D7 D8 D9	I/O I/O I/O D9	I/O	FPGA I/O FPGA I/O		ProtoIO6 1/O ProtoIO7 1/O	
	17 AD12 I/O 18 AD13 I/O 19 AD14 I/O	D12 I/O D13 I/O D14 I/O	D12 D13 D14	1/0 1/0 1/0		D12 D13 D14	1/O 1/O 1/O			P83 I P85 I NC		IDSEL2	I/O AD31 OUT IDSEL2 I/O AD30	I/O OUT I/O	IDSEL2	1/0	AD31 I/O IDSEL2 OU AD30 I/O	Г	D11	1/0 D11	1/O 1/O 1/O	FPGA I/O		ProtoIO9 I/O	
	21 GND - 22 GND -	D15 I/O GND GND GND GND	D15 GNI GNI	1/0 GND O GND		D15 GND (GND (I/O GND GND	NC – P67 I/O P66 I/O		P93 I P82 I	V0 V0	AD29 IDSEL0	I/O AD29 OUT IDSEL0	I/O OUT	AD29 IDSEL0	I/O OUT	AD29 I/O IDSEL0 OU	г	D14 D15	1/0 D14 1/0 D15	1/O 1/O	FPGA I/O FPGA I/O		GND	
N N N N N N N N N N N <th< td=""><td>23 P10 I/O 24 P11 I/O 25 P12 I/O</td><td>PD16 OUT PD17 OUT PD18 OUT</td><td>D16 D17 D18</td><td>1/0</td><td></td><td>D16 D17 D18</td><td>1/O 1/O</td><td>P64 I/O</td><td></td><td>P86 I</td><td></td><td>GND</td><td>I/O AD27 I/O AD28 GND GND</td><td>1/0 1/0 GND</td><td>AD28 GND</td><td>I/O</td><td>AD27 I/O AD28 I/O GND GND</td><td></td><td>CND</td><td>CNT</td><td>1/0</td><td>FPGA I/O FPGA I/O</td><td></td><td>ProtoIO13 I/O ProtoIO14 I/O</td><td></td></th<>	23 P10 I/O 24 P11 I/O 25 P12 I/O	PD16 OUT PD17 OUT PD18 OUT	D16 D17 D18	1/0		D16 D17 D18	1/O 1/O	P64 I/O		P86 I		GND	I/O AD27 I/O AD28 GND GND	1/0 1/0 GND	AD28 GND	I/O	AD27 I/O AD28 I/O GND GND		CND	CNT	1/0	FPGA I/O FPGA I/O		ProtoIO13 I/O ProtoIO14 I/O	
> 1 > 1 > 1 > 1 > 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 > 1 < 1 > 1 < 1 > 1 < 1 > 1 > 1 > 1 > 1	26 P13 I/O 27 +2.5VSB - Used by ROM writer 28 P14 I/O	PD19 OUT NC - PD21 I/O	D19 D20 D21	1/0 1/0 1/0		D19 D20 D21	1/O 1/O			P87 I GND G	1/0 ND	AD26 GND	I/O AD26 GND GND I/O AD25	I/O GND I/O	AD26 GND	I/O -	AD26 1/0 GND GN)	D17 D18 D19	I/O D17 I/O D18 I/O D19	1/0 1/0 1/0	FPGA I/O FPGA I/O FPGA I/O		ProtoIO15 I/O ProtoIO16 I/O	
	29 N.C 30 N.C 31 DMARQ0 IN	CONT1 OUT COND2 OUT _DREQ0 IN	D22 D23 D24	1/0 1/0 1/0		D22 D23 D24	1/0 1/0	P27 I/O P26 I/O P25 I/O		P95 I NC NC	- -	AD23 AD24	I/O AD23	I/O I/O I/O		1/O 1/O 1/O	AD23 I/0 AD24 I/0 AD22 I/0				1/0 1/0 1/0	FPGA I/O FPGA I/O FPGA I/O		ProtoIO19 I/O	
N M N M N M N M N M N M N M N M N M N M N M <td></td> <td>PD25 I/O DACK0 OUT</td> <td>D25 D26</td> <td>1/0 1/0</td> <td>Connected via bus buffer</td> <td>D25 D26</td> <td>I/O I/O</td> <td>P24 I/O NC -</td> <td></td> <td>P96 I</td> <td>Reserved for EXTPWR</td> <td></td> <td></td> <td></td> <td></td> <td>- I/O</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>FPGA I/O</td> <td></td> <td></td> <td></td>		PD25 I/O DACK0 OUT	D25 D26	1/0 1/0	Connected via bus buffer	D25 D26	I/O I/O	P24 I/O NC -		P96 I	Reserved for EXTPWR					- I/O						FPGA I/O			
N = 1 N = 1 <						D27	1/0	NC -	Reserved for EXTPWR (external power)	NC	 Reserved for EXTPWR (external power) 			-		-		1							
N N N N N N N N N N <	36 PBD1 I/O					D28 D29	1/0	NC -	Reserved for V33SB	NC	Reserved for V33SB			10		1/O									
D D D D D D D D D D D D D D D<	37 PBD2 I/O 38 PCT6 I/O 39 CND	PD30 OUT PD31 OUT CND GND	D30 D31	1/0 1/0		D30 D31	I/O I/O	GND GND GND GND		GND G	IND	GND	GND GND	GND I/O GND	AD18	- I/O -	GND GN		D29	I/O D29	I/O	FPGA I/O		ProtoIO26 I/O ProtoIO27 I/O	
	40 GND - 41 BUSCLK OUT	GND GND CK OUT	GNI CKI	O GND O OUT		GND CKIO (IND IND DUT	NC -		TIN18	IN	AD17 CBE3#	1/0 AD17 1/0 CBE3#	1/0 1/0	AD17 CBE3#	I/O	AD17 I/O CBE3# I/O		D31 GND	1/0 D31 GNI	1/0	FPGA I/O FPGA I/O		GND ProtoIO28 I/O	
	42 GND - 43 GND - 44 GND -	GND GND GND GND					IND IND IND	SW1 OUT		SW1 O	UT	CBE2# STOP#	1/0 CBE2# 1/0 STOP#	1/0	CBE2# STOP#	I/O	CBE2# I/O STOP# I/O		A0 A1	OUT A0 OUT A1	OUT OUT	FPGA I/O FPGA I/O		ProtoIO30 I/O ProtoIO31 I/O	
	46 A1 OUT 47 A2 OUT 48 A3 OUT	A1 OUT A2 OUT A3 OUT	A0 A1 A2	OUT		A1 0 A2 0	DUT DUT DUT	LEDI OUT GND GND		LED1 0 GND G GND G	ND	PERR# IRDY#	I/O PERR# I/O IRDY#	1/0 1/0 1/0	PERR# IRDY#	1/0 1/0 1/0	PERR# 1/0 IRDY# 1/0 TPDN# 1/0					FPGA I/O FPGA I/O FPGA I/O		ProtoIO33 I/O ProtoIO34 I/O	
No. 0 No. 0 No. 0 <	48 AS 001 49 A4 0UT 50 A5 0UT 51 A6 0UT	A5 OUT	A3 A4 A5	OUT OUT		A4 (A5 (DUT	EXREADY# IN(O/I EXINT IN EXINT IN))	MPU_WAITI IN(TIN24	IN	FRAME#	I/O FRAME#	I/O	FRAME#	I/O	FRAME# I/O				OUT OUT Direct connection to C	pr FPGA I/O		ProtoIO36 I/O ProtoIO37 I/O	
No. 0 No. 0 No. 0 <	31 A6 OUT 52 A7 OUT Connect via dumping 53 A8 OUT resistor 22Ω.	A6 001 A7 00T A8 00T	Direct connection to CPU A7 A8	OUT OUT OUT	Connected via bus buffer	A0 0 A7 0 A8 0	DUT Connected via bus buffer	DWC2# OUT		NC NC	-	DEVSEL# PAR	I/O DEVSEL# I/O PAR	1/O 1/O	DEVSEL# PAR	I/O I/O	DEVSEL# 1/0		A9 A10	OUT A9 OUT A10	OUT OUT	FPGA I/O FPGA I/O		ProtoIO39 I/O ProtoIO40 I/O	
No. 0 No. 0 No. 0 <	54 A9 OU1 55 A10 OUT 56 A11 OUT	A9 OUT A10 OUT A11 OUT	A9 A10 A11	OUT OUT OUT		A9 0 A10 0 A11 0	DUT DUT DUT	BWS1# OUT BWS0# OUT BRS# OUT		BUS BHW# O	DUT	CBE1#	I/O CBE1#	I/O	CBE1# AD15	1/O 1/O	SERR# 1/0 CBE1# 1/0 AD15 1/0					FPGA I/O		USER LED0 OUT USER LED1 OUT	
No. 0 No. 0 No. 0 <	57 A12 OU1 58 A13 OUT 59 A14 OUT	A13 OUT A14 OUT	A12 A13 A14	OUT OUT				GND GND GND GND GND GND		GND G GND G	ND ND	AD14 AD12	I/O AD14 I/O AD12	1/0	AD14 AD12	1/O 1/O	AD14 I/O AD12 I/O		A15 GND	OUT A15 GNE	OUT	FPGA I/O FPGA I/O		GND USER LED2 OUT	
		A15 OUT GND GND GND GND				GND (OUT GND GND	GND GND GND GND		GND G GND G	IND IND	GND AD11	GND GND I/O AD11	GND I/O	GND AD11	-	GND GNI AD11 I/0		GND	GNI	OUT	FPGA I/O FPGA I/O		USER LED4 OUT USER LED5 OUT	
	63 A16 OUT 64 A17 OUT 65 A18 OUT	A18 OUT	A16 A17 A18			A16 0 A17 0 A18 0	DUT DUT DUT	RESET# OUT GND GND GND GND		GND G GND G	IND IND	AD10 AD8	I/O AD8	GND I/O I/O	AD10 AD8	- I/O I/O	AD10 1/0)	A18 A19 A20	OUT A18 OUT A19 OUT A20	OUT	FPGA I/O FPGA I/O		USER LED7 OUT PBRESETn IN	
N N </td <td>66 A19 OUT Connect via dumping 67 A20 OUT resistor 22Ω. 68 A21 OUT</td> <td>A19 OUT A20 OUT A21 OUT</td> <td>A19 A20 A21</td> <td>OUT OUT OUT</td> <td>Connected via bus buffer</td> <td>A19 0 A20 0 A21 0</td> <td>DUT DUT Connected via bus buffer</td> <td>BA30 OUT BA29 OUT BA28 OUT</td> <td>-</td> <td>BA29 0 BA28 0</td> <td>DUT</td> <td>AD9 AD6 AD7</td> <td></td> <td>1/0 1/0 1/0</td> <td></td> <td>I/O I/O I/O</td> <td>AD9 I/0 AD6 I/0 AD7 I/0</td> <td></td> <td>A21 A22 A23</td> <td>OUT Connected via bus buffer A22 OUT A23</td> <td>OUT Direct connection to C</td> <td>FPGA I/O PI FPGA I/O FPGA I/O</td> <td></td> <td>USER PBn1 IN USER PBn2 IN</td> <td></td>	66 A19 OUT Connect via dumping 67 A20 OUT resistor 22Ω. 68 A21 OUT	A19 OUT A20 OUT A21 OUT	A19 A20 A21	OUT OUT OUT	Connected via bus buffer	A19 0 A20 0 A21 0	DUT DUT Connected via bus buffer	BA30 OUT BA29 OUT BA28 OUT	-	BA29 0 BA28 0	DUT	AD9 AD6 AD7		1/0 1/0 1/0		I/O I/O I/O	AD9 I/0 AD6 I/0 AD7 I/0		A21 A22 A23	OUT Connected via bus buffer A22 OUT A23	OUT Direct connection to C	FPGA I/O PI FPGA I/O FPGA I/O		USER PBn1 IN USER PBn2 IN	
N N </td <td>69 A22 OUT 70 A23 OUT 71 A24 OUT Connect via dumping</td> <td></td> <td>A22 A23 A24</td> <td>OUT OUT OUT</td> <td></td> <td>A22 0 A23 0 A24 0</td> <td>DUT DUT DUT</td> <td>BA27 OUT BA26 OUT BA25 OUT</td> <td>Connected via bus buffer</td> <td></td> <td></td> <td>AD4 AD5 AD2</td> <td>1/0 AD4 1/0 AD5 1/0 AD2</td> <td>I/O I/O I/O</td> <td>AD5 AD2</td> <td>1/O 1/O 1/O</td> <td>AD4 1/0 AD5 1/0</td> <td></td> <td></td> <td></td> <td>OUT OUT OUT</td> <td>FPGA I/O FPGA I/O</td> <td></td> <td>ERTS IN</td> <td></td>	69 A22 OUT 70 A23 OUT 71 A24 OUT Connect via dumping		A22 A23 A24	OUT OUT OUT		A22 0 A23 0 A24 0	DUT DUT DUT	BA27 OUT BA26 OUT BA25 OUT	Connected via bus buffer			AD4 AD5 AD2	1/0 AD4 1/0 AD5 1/0 AD2	I/O I/O I/O	AD5 AD2	1/O 1/O 1/O	AD4 1/0 AD5 1/0				OUT OUT OUT	FPGA I/O FPGA I/O		ERTS IN	
	73 Pull-Up - Unused (Pull-Up)					A25 C	DUT	GND GND		BA24 0 GND G	DUT GND	AD3			AD3	I/O	AD3 I/O GND GNI)	CS3# WE0#	OUT CS3# OUT WE1#	OUT OUT	FPGA I/O		ECTS O	
	Doard Elash BOM on the extend	_CS3 OUT ed NC -				-								10		I/O _									
	76 EXTTXDI- OUT board					-			-					1/0		I/O		-			-				
	77 EXTRXDI- IN connector. 78 EXTRTSI- OUT		BS	OUT		BS		BA20 OUT		BA20 O	UT	LOBAT#	IN(o/d) LOBAT#	IN(o/d)	LOBAT#		LOBAT# -		BE2#	OUT Connected via bus buffer BE2#		FPGA I/O		MICTOR1 I/O	
D D D D D D D D D D D D <	80 GND - 81 RD- OUT	GND GND GND GND _RD OUT	GNI	O GND OUT		RD 0	IND IND DUT	BA17 OUT	-	BA18 0 BA17 0	DUT DUT	INTA# WAKEUP#	IN(o/d) INTA# IN(o/d) WAKEUP#	IN(o/d) IN(o/d)	INTA# WAKEUP#	IN(o/d) IN(o/d)	INTA# IN WAKEUP# IN		BE3# OE#	OUT OUT Connected via bus buffer BE3# OE#	OUT OUT Direct connection to C	FPGA I/O PI FPGA I/O		MICTOR3 I/O MICTOR4 I/O	
N N N N N N N N N N N N N N N N N N N N N N <th< td=""><td>83 LWR- OUT 84 UWR- OUT</td><td>WRL OUT WRL OUT</td><td>WE</td><td>0 OUT 1 OUT</td><td></td><td>_WE0 0</td><td>DUT DUT</td><td>GND GND</td><td></td><td>GND G</td><td>ND</td><td>RESV</td><td>- RESV</td><td>-</td><td>RESV</td><td>-</td><td>INIT1# IN</td><td></td><td>BREQ0#</td><td>IN BREQ#</td><td>I</td><td>FPGA I/O</td><td></td><td>MICTOR6 I/O</td><td></td></th<>	83 LWR- OUT 84 UWR- OUT	WRL OUT WRL OUT	WE	0 OUT 1 OUT		_WE0 0	DUT DUT	GND GND		GND G	ND	RESV	- RESV	-	RESV	-	INIT1# IN		BREQ0#	IN BREQ#	I	FPGA I/O		MICTOR6 I/O	
N N N N N N N N <	Se Sio IN Connected to ROM writer	⁸ NC -	_			-			-					-		-				Connected via bus buffer	Direct connection to C	Pl			
	87 GND -	GND GND GND GND	GNI	GND GND		GND (GND (GND GND	BA13 OUT	connected the bus burier	BA12 0	UT	A17 CS1#	OUT A17 OUT CS1#	OUT	A17 CS1#	OUT	A17 OU CSI# OU	Г	DEOT#	OUT DEOT#	OUT	FPGA I/O FPGA I/O		MICTOR10 1/O MICTOR11 1/O	
No. 0 No. 0 <th< td=""><td>67 ANU IN A/D input ch0 90 ANi1 IN A/D input ch1 91 AGND - Analog GND 91 BOD - Nalog GND</td><td>NC - NC - NC -</td><td>IRC</td><td>22 IN In</td><td>nterrupt input</td><td>_IRQ2</td><td>IN Interrupt input</td><td>BA10 OUT BA10 OUT BA9 OUT</td><td></td><td>BA10 0 BA9 0</td><td>DUT DUT DUT</td><td>A15 CS0# A15</td><td>OUT CS0# OUT CS0# OUT A15</td><td>OUT OUT DUT</td><td>CS0# A15</td><td>OUT</td><td>A16 OU CS0# OU A15 OU</td><td>Г Г Г</td><td>DREQ1# DACK0#</td><td>IN DREQ0 IN DREQ1 OUT DACKO</td><td>IN IN OUT</td><td>FPGA I/O FPGA I/O</td><td></td><td>MICTOR13 I/O MICTOR14 I/O</td><td></td></th<>	67 ANU IN A/D input ch0 90 ANi1 IN A/D input ch1 91 AGND - Analog GND 91 BOD - Nalog GND	NC - NC - NC -	IRC	22 IN In	nterrupt input	_IRQ2	IN Interrupt input	BA10 OUT BA10 OUT BA9 OUT		BA10 0 BA9 0	DUT DUT DUT	A15 CS0# A15	OUT CS0# OUT CS0# OUT A15	OUT OUT DUT	CS0# A15	OUT	A16 OU CS0# OU A15 OU	Г Г Г	DREQ1# DACK0#	IN DREQ0 IN DREQ1 OUT DACKO	IN IN OUT	FPGA I/O FPGA I/O		MICTOR13 I/O MICTOR14 I/O	
No. 0 No. 0 <th< td=""><td>92 IRQ- IN Interrupt input 93 NMIIN IN NMI input 94 RES_IN- IN RESET input</td><td>IRQ3 IN In NMI_IN IN N RES IN IN R</td><td>MI input NMI RESET input RS</td><td>IN IN N</td><td>MI input</td><td>NMI IN</td><td>IN NMI input</td><td>GND GND GND GND</td><td></td><td>GND G GND G</td><td>iND</td><td>GND A7</td><td>IN(0/d) IORDY# GND GND OUT A7</td><td>IN(o/d) GND OUT</td><td>GND</td><td>-</td><td>GND GNI A7 OU</td><td>о Г</td><td>GND GND</td><td>- GNI - GNI</td><td>-</td><td>FPGA I/O FPGA I/O FPGA I/O</td><td></td><td>GND GND</td><td></td></th<>	92 IRQ- IN Interrupt input 93 NMIIN IN NMI input 94 RES_IN- IN RESET input	IRQ3 IN In NMI_IN IN N RES IN IN R	MI input NMI RESET input RS	IN IN N	MI input	NMI IN	IN NMI input	GND GND GND GND		GND G GND G	iND	GND A7	IN(0/d) IORDY# GND GND OUT A7	IN(o/d) GND OUT	GND	-	GND GNI A7 OU	о Г	GND GND	- GNI - GNI	-	FPGA I/O FPGA I/O FPGA I/O		GND GND	
1 1	96 AGND - Analog GND	NC -	_DR	EQ0 IN AK0 OUT	XESE1 output	DREQ0 DRAK0 (IN DUT	BD31 1/0 BD30 1/0 BD29 1/0				A6	OUT A6	OUT	A6	OUT	A6 00	[RSV0 RSV1 RSV2	- N.C. - FPTOU - N.C.		FPGA I/O FPGA I/O		MICTOR17 I/O MICTOR18 I/O	
	99 Pull-Up - Unused (Pull-Up) 100 ANi4 IN A/D input ch4	NC -	_RO _BA	MSEL IN SE IN E	Extended bus output in Low	_ROMSEL BASE	IN Extended bus output in Low	BD28 I/O BD27 I/O BD26 I/O	Connected via bus buffer	NC NC	-	A5 A12 A4	OUT A5 OUT A12 OUT A4	OUT OUT	A5 A12 A4	UUI OUT OUT	A5 OU A12 OU A4 OU	і Г Г	RSV3 RSV4 RSV5	- N.C.		FPGA I/O FPGA I/O		MICTOR20 I/O MICTOR21 I/O	
	101 GND - 102 GND - 103 TXD3 OUT	GND GND SCI_TXD3 OUT	GNI GNI TXD	GND GND GND GND OUT		GND (GND (TXD2 (GND GND DUT	BD25 1/0	-			A11 A3 A10	OUT A11 OUT A3 OUT A10	OUT OUT OUT	A3 A10	OUT	A11 OU A3 OU A10 OU	і Г Г	RSV6 RSV7 RSV8	- N.C. - N.C. - N.C.		FPGA I/O FPGA I/O		MICTOR23 I/O MICTOR24 I/O	
	106 ANi6 IN A/D input ch6	SCI_RXD3 IN NC - NC -	RTS	2 OUT		KXD2 RTS2 0 CTS2	IN DUT IN	GND GND BD23 I/O BD22 I/O		NC		A2 A9 A1	OUT A2 OUT A9 OUT A1	OUT OUT OUT	A2 A9 A1	OUT OUT OUT	A2 OU A9 OU A1 OU	Г Г	RSV11	- N.C.		FPGA I/O FPGA I/O FPGA I/O	N	TCK OUT	
Image: Normal price Normal pric Normal price Normal p	108 SCK0 OUT Connected to ROM writer	NC - 's DBGMD IN E	10A emulator ASE	MD0 IN E		NC NC	-	BD20 I/O	Connected via bus buffer	NC	-	RESV	- RESV	-	RESV	OUT	A0 OU	г	GND			FPGA I/O		TMS IN POW1# IN	
Image: Normal price Normal pric Normal price Normal p	109 GND - 110 GND - 111 Pull-Up - Unused (Pull-Up)	GND GND GND GND TCK IN E	GNI GNI 10A emulator TCK	GND GND IN E	E10A emulator	GND (GND (TCK	GND GND IN E10A emulator	BD18 I/O BD17 I/O		NC NC	-	WD#	OUT RESV OUT WR# GND GND	OUT GND	WR#	_	RESV WR# OU GND GNI		RSV14	- N.C. - N.C. - FWEX	OUT	FPGA I/O FPGA I/O FPGA I/O		TDI IN TDO OUT GND	
10.1 10.2000 0.07 0.07 0.07 <th< td=""><td>112 Pull-Up Unused (Pull-Up) 113 Pull-Down - Unused (Pull-Down) 114 Pull-Up - Unused (Pull-Up) 115 Pull-Up - Unused (Pull-Up)</td><td>TMS IN E</td><td>E10A emulator TMS</td><td>ST OUT E</td><td>E10A emulator E10A emulator E10A emulator</td><td>TRST 0 TDI</td><td>JUT E10A emulator JUT E10A emulator IN E10A emulator JUT E10A emulator</td><td>BD16 1/0 GND GND GND GND BD15</td><td></td><td>NC GND G GND G RD15</td><td>- ND ND</td><td>RD# D15 D7</td><td>OUT RD# I/O D15 I/O D7 I/O D7</td><td>UUT 1/0 1/0</td><td>D15 D7</td><td>1/0 1/0</td><td>RD# OU D15 1/0 D7 1/0</td><td></td><td>RSV15 RSV16 RSV17</td><td>- Reserved (specific to ead N.C. - N.C. N.C.</td><td></td><td>FPGA I/O FPGA I/O</td><td></td><td>EOSC OUT GND</td><td></td></th<>	112 Pull-Up Unused (Pull-Up) 113 Pull-Down - Unused (Pull-Down) 114 Pull-Up - Unused (Pull-Up) 115 Pull-Up - Unused (Pull-Up)	TMS IN E	E10A emulator TMS	ST OUT E	E10A emulator E10A emulator E10A emulator	TRST 0 TDI	JUT E10A emulator JUT E10A emulator IN E10A emulator JUT E10A emulator	BD16 1/0 GND GND GND GND BD15		NC GND G GND G RD15	- ND ND	RD# D15 D7	OUT RD# I/O D15 I/O D7 I/O D7	UUT 1/0 1/0	D15 D7	1/0 1/0	RD# OU D15 1/0 D7 1/0		RSV15 RSV16 RSV17	- Reserved (specific to ead N.C. - N.C. N.C.		FPGA I/O FPGA I/O		EOSC OUT GND	
10.1 10.2000 (1) 10.0000 (1) 1	112 Full-Op - Unused (Pull-Up) 116 FPCLK IN Clock input from ROM 117 +3.3VSB OUT Power always ON: 22 W 118 14.3VSB OUT Power always ON: 22 W	ASEBRKAK OUT E 3.3VSB OUT 3.3VSB OUT				ASEBRKAI (3.3VSB (3.3VSP (DUT E10A emulator DUT E10A emulator DUT Power always ON: +2 2V	BD13 1/0 BD14 1/0 BD13 1/0 BD12 1/0		BD15 1 BD14 1 BD13 1		D14 D6 D13	x.0 D14 I/O D6 I/O D13 I/O D5	1/0 1/0 1/0	D14 D6 D13 D5	I/O	D14 1/0 D6 1/0 D13 1/0 D5 1/0		RSV20	- N.C. - VTref - N.C. - Depter barrent		VI FPGA I/O FPGA I/O FPGA I/O		GND ECLKOUT IN	
121 N.C. 12 N.C. 10 N.D.	110 +3.3VSB OUT Power always UN: +3.3V 119 +3.3VSB OUT output 120 +3.3VSB OUT output	2 2UCD OUT	3.3V 3.3V	SB OUT		3.3VSB (3.3VSB (3.3VSB (DUT output DUT	BD11 I/O BD10 I/O	Connected via bus buffer	BD11 I BD10 I	I/O Connected via bus buffer	D12 D4	I/O D5 I/O D12 I/O D4	1/0 1/0 1/0	D12 D4	I/O	D5 1/0 D12 1/0 D4 1/0		RSV22	 Reserved (specific to each C 	ME IN	FPGA I/O		GND GND	
12/10/10/10/10/10/10/10/10/10/10/10/10/10/	121 C5- OUT Hp select for LCD 122 EXTCTS1- IN Same as pins 76-78 above 123 N.C. - 124 N.C. -	PEUTIOCOA OUT PE1/TIOCOB OUT PE2/TIOCOC OUT	AUE	DATA1 I/O E	E10A emulator	AUDATA1	I/O E10A emulator	BD9 1/0 BD8 1/0 GND GND	-	BD8 I	1/0	D3	x.0 D11 I/O D3 I/O D10 I/O D20	1/0 1/0 1/0	D3	1/0 1/0 1/0	D11 1/0 D3 1/0 D10 1/0		GND	- GNL	-	FPGA I/O		CONFDONE OUT	
1/2 3/3/2 0/1 5/3/2	124 N.U. - 125 FPRES- IN Reset input from ROM w 126 ADTRG IN A/D TRIG input	NC -	_AU AUE	DSYNC IN E OCK OUT E	E10A emulator E10A emulator E10A emulator			GND GND BD7 1/0 BD6 1/0	-	BD7 I BD6 I	1/0 1/0	D9 D1	1/0 DJ	1/0	D9 D1	I/O I/O	D9 1/0 D1 1/0		PORST# RTCK	OUT Power on reset PORST OUT JTAG RTCK RTCK	OUT Power on reset OUT JTAG RTCK	FPGA I/O FPGA I/O		+3.3V +3.3V	
13 VBAT_IN N VBAT_IN </td <td>127 +3.3V OUT 128 +3.3V OUT 129 +3.3V OUT 129 +3.3V OUT Normal nower: +3.3V out</td> <td>3.3V OUT 3.3V OUT 3.3V OUT 3.3V OUT N</td> <td>3.3V</td> <td>OUT OUT OUT N</td> <td>Normal power: +3 3V output</td> <td>3.3V (3.3V (3.3V (3.3V (</td> <td>DUT DUT Normal power: +3 3V output</td> <td>BD3 1/0 BD3 1/0</td> <td></td> <td>BD4 I</td> <td>0</td> <td>D8</td> <td>1/0 D8 1/0 D0 1/0 VBAT</td> <td>1/0 1/0 1/0</td> <td>D0 VBAT</td> <td>I/O I/O</td> <td>D0 I/O VBAT IN</td> <td></td> <td>KESET# TRST# TCK</td> <td>IN JTAG TRST RESET# IN JTAG TRST TRST# IN JTAG TCK TCK</td> <td>IN JTAG TRST IN JTAG TCK</td> <td>FPGA I/O FPGA I/O</td> <td></td> <td>Vunreg Vunreg</td> <td></td>	127 +3.3V OUT 128 +3.3V OUT 129 +3.3V OUT 129 +3.3V OUT Normal nower: +3.3V out	3.3V OUT 3.3V OUT 3.3V OUT 3.3V OUT N	3.3V	OUT OUT OUT N	Normal power: +3 3V output	3.3V (3.3V (3.3V (3.3V (DUT DUT Normal power: +3 3V output	BD3 1/0 BD3 1/0		BD4 I	0	D8	1/0 D8 1/0 D0 1/0 VBAT	1/0 1/0 1/0	D0 VBAT	I/O I/O	D0 I/O VBAT IN		KESET# TRST# TCK	IN JTAG TRST RESET# IN JTAG TRST TRST# IN JTAG TCK TCK	IN JTAG TRST IN JTAG TCK	FPGA I/O FPGA I/O		Vunreg Vunreg	
13 VBAT_IN N VBAT_IN </td <td>130 +3.3V OUT 131 +3.3V OUT 132 +3.3V OUT</td> <td>3.3V OUT 3.3V OUT</td> <td>3.3V 3.3V 3.3V</td> <td>OUT</td> <td></td> <td>3.3V (3.3V (3.3V (</td> <td>DUT DUT DUT DUT</td> <td>BD2 1/0 BD1 1/0 BD0 1/0</td> <td></td> <td>BD1 I BD0 I</td> <td>1/0 1/0</td> <td>VBAT VBAT</td> <td>I/O VBAT VBAT VBAT VBAT VBAT VBAT</td> <td>I/O I/O VBAT power</td> <td>VBAT VBAT</td> <td>1/0</td> <td>VBAT power VBAT IN VBAT IN VBAT IN</td> <td>VBAT power input</td> <td>TDI TDO</td> <td>IN JTAG TMS TMS IN JTAG TDI TDI OUT JTAG TDO TDO</td> <td>IN JTAG TMS IN JTAG TDI OUT JTAG TDO</td> <td>FPGA I/O FPGA I/O FPGA I/O</td> <td></td> <td>Vunreg Vunreg Vunreg</td> <td></td>	130 +3.3V OUT 131 +3.3V OUT 132 +3.3V OUT	3.3V OUT 3.3V OUT	3.3V 3.3V 3.3V	OUT		3.3V (3.3V (3.3V (DUT DUT DUT DUT	BD2 1/0 BD1 1/0 BD0 1/0		BD1 I BD0 I	1/0 1/0	VBAT VBAT	I/O VBAT VBAT VBAT VBAT VBAT VBAT	I/O I/O VBAT power	VBAT VBAT	1/0	VBAT power VBAT IN VBAT IN VBAT IN	VBAT power input	TDI TDO	IN JTAG TMS TMS IN JTAG TDI TDI OUT JTAG TDO TDO	IN JTAG TMS IN JTAG TDI OUT JTAG TDO	FPGA I/O FPGA I/O FPGA I/O		Vunreg Vunreg Vunreg	
138 GND	133 VBAT-IN IN 134 VBAT-IN IN VBAT power input	VBAT_IN IN (4	4.8V-5.6V) VBA	T_IN IN (4	VBAT power input 4.8V-5.6V)	VBAT_IN VBAT_IN VBAT_IN	IN VBAT power input IN (4.8V-5.6V)	V33 OUT	3.3V power output	V33 0 V33 0	OUT 3.3V power output	VBAT	I/O VBAT I/O (4.0V-6.0V) VBAT I/O VBAT VBAT	1/O (4.0V-6.0V)	VBAT VBAT	1/0 1/0	(4.0V-6.0V) VBAT IN VBAT IN	(4.0V-6.0V)	VBAT VBAT VBAT	IN External power VBAT IN (3.6V-5V) VBAT	IN External power IN (3.6V-5V)	VBAT_IN IN		Vunreg Vunreg	Input; 6.0-9.0v
1/27 GAU U-VL GAU GAU </td <td>130 VBAT-IN IN 137 GND - 138 GND - 120 GND -</td> <td>VBAT_IN IN</td> <td>GNI GNI GNI</td> <td>GND GND</td> <td></td> <td>GND (GND (</td> <td>IN SND SND SND</td> <td>GND GND GND GND</td> <td></td> <td>GND G GND G</td> <td>ND</td> <td>GND</td> <td>GND GND GND GND GND GND GND GND GND GND</td> <td>GND GND</td> <td>GND</td> <td>1/U - -</td> <td>GND GNI GND GNI</td> <td>)</td> <td>GND GND</td> <td>- GNI - GNI</td> <td></td> <td>GND - GND -</td> <td>G</td> <td>ND</td> <td></td>	130 VBAT-IN IN 137 GND - 138 GND - 120 GND -	VBAT_IN IN	GNI GNI GNI	GND GND		GND (GND (IN SND SND SND	GND GND GND GND		GND G GND G	ND	GND	GND	GND GND	GND	1/U - -	GND GNI GND GNI)	GND GND	- GNI - GNI		GND - GND -	G	ND	
	139 GND - 140 GND - µipped with diode in two places: VBAT_IN and	GND GND GND GND d JEquipped with diode in two	GNI	GND GND		GND (GND (GND	GND GND		GND G	ND	GND	GND GND	GND	GND	- There is no	BRD_IN# ocalB	us output in Low (Mostly Low	GND	- GNI	-	GND -	6	ND	e is no diode.

66